JPS595096U - memory access device - Google Patents
memory access deviceInfo
- Publication number
- JPS595096U JPS595096U JP9931082U JP9931082U JPS595096U JP S595096 U JPS595096 U JP S595096U JP 9931082 U JP9931082 U JP 9931082U JP 9931082 U JP9931082 U JP 9931082U JP S595096 U JPS595096 U JP S595096U
- Authority
- JP
- Japan
- Prior art keywords
- access device
- memory access
- memory
- block
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のメモリ・アクセス装置を示すブロック図
、第２図は本考案の一実施例を示すブロック図である。
１・・・マイクロプロセッサ、２・・・アドレスデコー
ド回路、３・・・入出力制御回路、４是１１・・・メモ
リ、１５〜２２・・・メモリ選択信号、２３・・・入出
力制御信号、２４・・・ブロック選択回路、２５〜２８
・・・ブロック選択信号、２９〜３０・・・メモリ選択
信号、３１〜３４・・・メモリブロック。FIG. 1 is a block diagram showing a conventional memory access device, and FIG. 2 is a block diagram showing an embodiment of the present invention. DESCRIPTION OF SYMBOLS 1... Microprocessor, 2... Address decoding circuit, 3... Input/output control circuit, 4 is 11... Memory, 15-22... Memory selection signal, 23... Input/output control signal , 24... block selection circuit, 25-28
...Block selection signal, 29-30...Memory selection signal, 31-34...Memory block.
Claims (1)
式において、記憶回路を複数個のブロックに分け、ブロ
ック選択回路を設けて、あらかじめアクセスしたいブロ
ックを選択しておく事により、マイクロ番プロセッサー
に比べ低速のメモリをアクセス可能なことを特徴とする
メモリアクセス装置。In the method in which a microprocessor accesses a memory circuit, the memory circuit is divided into multiple blocks and a block selection circuit is provided to select the block to be accessed in advance. A memory access device characterized by being able to access.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9931082U JPS595096U (en) | 1982-07-02 | 1982-07-02 | memory access device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9931082U JPS595096U (en) | 1982-07-02 | 1982-07-02 | memory access device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS595096U true JPS595096U (en) | 1984-01-13 |
Family
ID=30235404
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9931082U Pending JPS595096U (en) | 1982-07-02 | 1982-07-02 | memory access device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS595096U (en) |
-
1982
- 1982-07-02 JP JP9931082U patent/JPS595096U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS595096U (en) | memory access device | |
| JPS6076392U (en) | level display device | |
| JPS59100306U (en) | Sequence control calculation device | |
| JPS58114617U (en) | Memory equalizer device | |
| JPS5851333U (en) | Program processing device | |
| JPS6039163U (en) | External input/output device | |
| JPS59119664U (en) | Desktop input device for copying | |
| JPS6133147U (en) | microprogram controller | |
| JPS6087050U (en) | data transfer control device | |
| JPS58118599U (en) | Storage device | |
| JPS60184144U (en) | microcomputer device | |
| JPS59108906U (en) | Control device specification data display device | |
| JPS6065843U (en) | Memory address expansion circuit | |
| JPS6065848U (en) | computer system | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS6324798U (en) | ||
| JPS5837267U (en) | Video synthesis device | |
| JPS58164042U (en) | floppy disk device | |
| JPH0196047U (en) | ||
| JPS614254U (en) | Instruction reading circuit | |
| JPS59118042U (en) | information processing equipment | |
| JPS614233U (en) | Image memory access device | |
| JPS5839643U (en) | memory device | |
| JPS58164028U (en) | Input/output data buffer device | |
| JPS6076446U (en) | Storage device |