JPS5983262A - マルチコンピユ−タシステムにおけるコンピユ−タ停止装置 - Google Patents

マルチコンピユ−タシステムにおけるコンピユ−タ停止装置

Info

Publication number
JPS5983262A
JPS5983262A JP19332782A JP19332782A JPS5983262A JP S5983262 A JPS5983262 A JP S5983262A JP 19332782 A JP19332782 A JP 19332782A JP 19332782 A JP19332782 A JP 19332782A JP S5983262 A JPS5983262 A JP S5983262A
Authority
JP
Japan
Prior art keywords
computer
stop
interrupt
control circuit
stop command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19332782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS638507B2 (enExample
Inventor
Hiroshi Watanabe
弘 渡辺
Ryoichi Takamatsu
良一 高松
Yoshihiro Miyazaki
義弘 宮崎
Keijirou Hayashi
林　慶治郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP19332782A priority Critical patent/JPS5983262A/ja
Publication of JPS5983262A publication Critical patent/JPS5983262A/ja
Publication of JPS638507B2 publication Critical patent/JPS638507B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP19332782A 1982-11-05 1982-11-05 マルチコンピユ−タシステムにおけるコンピユ−タ停止装置 Granted JPS5983262A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19332782A JPS5983262A (ja) 1982-11-05 1982-11-05 マルチコンピユ−タシステムにおけるコンピユ−タ停止装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19332782A JPS5983262A (ja) 1982-11-05 1982-11-05 マルチコンピユ−タシステムにおけるコンピユ−タ停止装置

Publications (2)

Publication Number Publication Date
JPS5983262A true JPS5983262A (ja) 1984-05-14
JPS638507B2 JPS638507B2 (enExample) 1988-02-23

Family

ID=16306052

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19332782A Granted JPS5983262A (ja) 1982-11-05 1982-11-05 マルチコンピユ−タシステムにおけるコンピユ−タ停止装置

Country Status (1)

Country Link
JP (1) JPS5983262A (enExample)

Also Published As

Publication number Publication date
JPS638507B2 (enExample) 1988-02-23

Similar Documents

Publication Publication Date Title
JPS5837585B2 (ja) ケイサンキソウチ
JPS5812611B2 (ja) デ−タテンソウセイギヨホウシキ
JPS648387B2 (enExample)
JPS62162146A (ja) マルチプロセッサシステムの試験方法
US4729090A (en) DMA system employing plural bus request and grant signals for improving bus data transfer speed
US6629178B1 (en) System and method for controlling bus access for bus agents having varying priorities
JPS5983262A (ja) マルチコンピユ−タシステムにおけるコンピユ−タ停止装置
DE69230703T2 (de) Rechnerbussteuerungssystem
JPS5845050B2 (ja) バス集中監視方式
JPS593775B2 (ja) バス要求処理装置
JPS624746B2 (enExample)
JPS595331A (ja) 磁気デイスク・サブシステムにおける待ち合せ方式
JPS599927B2 (ja) デ−タ転送制御方式
JPH0673099B2 (ja) ファイル装置の占有制御方式
JPS597971B2 (ja) 入出力装置の制御方式
JP3099355B2 (ja) 入出力処理装置
SU1487037A1 (ru) Устройство управления прерыванием программы
JPH0216667A (ja) プロセッサ・システム
JPH0370816B2 (enExample)
JPH0533414B2 (enExample)
JPS63245548A (ja) 複合計算機システム
JPH01211152A (ja) バス転送制御方式
JPS6318779B2 (enExample)
JPS63165940A (ja) デ−タ処理装置
JPH0378064A (ja) 周辺制御部の統合メモリ管理による入出力制御方式