JPS5972749A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS5972749A JPS5972749A JP57183205A JP18320582A JPS5972749A JP S5972749 A JPS5972749 A JP S5972749A JP 57183205 A JP57183205 A JP 57183205A JP 18320582 A JP18320582 A JP 18320582A JP S5972749 A JPS5972749 A JP S5972749A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- metal wiring
- wiring layer
- semiconductor
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/63—Vias, e.g. via plugs
- H10W70/635—Through-vias
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
- H10W70/65—Shapes or dispositions of interconnections
- H10W70/657—Shapes or dispositions of interconnections on sidewalls or bottom surfaces of the package substrates, interposers or redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
- H10W76/10—Containers or parts thereof
- H10W76/12—Containers or parts thereof characterised by their shape
- H10W76/15—Containers comprising an insulating or insulated base
- H10W76/157—Containers comprising an insulating or insulated base having interconnections parallel to the insulating or insulated base
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07554—Controlling the environment, e.g. atmosphere composition or temperature changes in dispositions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/547—Dispositions of multiple bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/932—Plan-view shape, i.e. in top view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57183205A JPS5972749A (ja) | 1982-10-19 | 1982-10-19 | 半導体装置 |
| US06/511,935 US4608592A (en) | 1982-07-09 | 1983-07-08 | Semiconductor device provided with a package for a semiconductor element having a plurality of electrodes to be applied with substantially same voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57183205A JPS5972749A (ja) | 1982-10-19 | 1982-10-19 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5972749A true JPS5972749A (ja) | 1984-04-24 |
| JPS6322615B2 JPS6322615B2 (enExample) | 1988-05-12 |
Family
ID=16131610
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57183205A Granted JPS5972749A (ja) | 1982-07-09 | 1982-10-19 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5972749A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3626151A1 (de) * | 1986-08-01 | 1988-02-04 | Siemens Ag | Spannungszufuehrung fuer eine integrierte halbleiterschaltung |
| JPH04133341A (ja) * | 1990-09-25 | 1992-05-07 | Matsushita Electric Works Ltd | 半導体チップキャリア |
| US5206188A (en) * | 1990-01-31 | 1993-04-27 | Ibiden Co., Ltd. | Method of manufacturing a high lead count circuit board |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5336468A (en) * | 1976-09-17 | 1978-04-04 | Hitachi Ltd | Package for integrated circuit |
| JPS55165662A (en) * | 1979-06-12 | 1980-12-24 | Fujitsu Ltd | Semiconductor device |
| JPS5619648A (en) * | 1979-07-26 | 1981-02-24 | Fujitsu Ltd | Package for integrated circuit |
| JPS57211754A (en) * | 1981-06-24 | 1982-12-25 | Fujitsu Ltd | Package |
| JPS5910240A (ja) * | 1982-07-09 | 1984-01-19 | Nec Corp | 半導体装置 |
-
1982
- 1982-10-19 JP JP57183205A patent/JPS5972749A/ja active Granted
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5336468A (en) * | 1976-09-17 | 1978-04-04 | Hitachi Ltd | Package for integrated circuit |
| JPS55165662A (en) * | 1979-06-12 | 1980-12-24 | Fujitsu Ltd | Semiconductor device |
| JPS5619648A (en) * | 1979-07-26 | 1981-02-24 | Fujitsu Ltd | Package for integrated circuit |
| JPS57211754A (en) * | 1981-06-24 | 1982-12-25 | Fujitsu Ltd | Package |
| JPS5910240A (ja) * | 1982-07-09 | 1984-01-19 | Nec Corp | 半導体装置 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3626151A1 (de) * | 1986-08-01 | 1988-02-04 | Siemens Ag | Spannungszufuehrung fuer eine integrierte halbleiterschaltung |
| US5206188A (en) * | 1990-01-31 | 1993-04-27 | Ibiden Co., Ltd. | Method of manufacturing a high lead count circuit board |
| JPH04133341A (ja) * | 1990-09-25 | 1992-05-07 | Matsushita Electric Works Ltd | 半導体チップキャリア |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6322615B2 (enExample) | 1988-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2967621B2 (ja) | 半導体装置用パッケージの製造方法 | |
| US4545610A (en) | Method for forming elongated solder connections between a semiconductor device and a supporting substrate | |
| JP2817717B2 (ja) | 半導体装置およびその製造方法 | |
| US11145587B2 (en) | Electronic component mounting substrate, electronic device, and electronic module | |
| JPH02146747A (ja) | 半導体装置 | |
| US4672739A (en) | Method for use in brazing an interconnect pin to a metallization pattern situated on a brittle dielectric substrate | |
| JPH05102382A (ja) | I/oピンの修理構造および修理方法 | |
| US6077728A (en) | Method of producing a ceramic package main body | |
| US4755631A (en) | Apparatus for providing an electrical connection to a metallic pad situated on a brittle dielectric substrate | |
| JP3648585B2 (ja) | 半導体装置及びその製造方法 | |
| JPS5972749A (ja) | 半導体装置 | |
| JP3432552B2 (ja) | 窒化アルミニウム多層基板 | |
| JPS61125066A (ja) | 半導体装置 | |
| JP4663975B2 (ja) | 電子部品用パッケージ | |
| JP3466398B2 (ja) | 配線基板とその製造方法 | |
| JP2942424B2 (ja) | 半導体素子収納用パッケージ | |
| JP3105362B2 (ja) | 高密度icパッケージ及びその製造方法 | |
| JPH0240937A (ja) | 半導体パッケージ | |
| JPS58197863A (ja) | 半導体装置 | |
| JPS6016749B2 (ja) | 集積回路用パツケ−ジ | |
| JPH0478014B2 (enExample) | ||
| JP3662910B2 (ja) | 窒化アルミニウム多層基板 | |
| JPS58197861A (ja) | セラミック基板 | |
| JPH0223031B2 (enExample) | ||
| CN121336505A (zh) | 与导电接触垫结构整合的线内电阻器 |