JPS5963738A - 誘電体分離基板の製造方法 - Google Patents

誘電体分離基板の製造方法

Info

Publication number
JPS5963738A
JPS5963738A JP17426382A JP17426382A JPS5963738A JP S5963738 A JPS5963738 A JP S5963738A JP 17426382 A JP17426382 A JP 17426382A JP 17426382 A JP17426382 A JP 17426382A JP S5963738 A JPS5963738 A JP S5963738A
Authority
JP
Japan
Prior art keywords
substrate
silicon
sio2
polycrystalline silicon
single crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17426382A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6244417B2 (enrdf_load_stackoverflow
Inventor
Akinobu Satou
佐藤 倬暢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JIDO KEISOKU GIJUTSU KENKIYUUKUMIAI
Original Assignee
JIDO KEISOKU GIJUTSU KENKIYUUKUMIAI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JIDO KEISOKU GIJUTSU KENKIYUUKUMIAI filed Critical JIDO KEISOKU GIJUTSU KENKIYUUKUMIAI
Priority to JP17426382A priority Critical patent/JPS5963738A/ja
Publication of JPS5963738A publication Critical patent/JPS5963738A/ja
Publication of JPS6244417B2 publication Critical patent/JPS6244417B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76297Dielectric isolation using EPIC techniques, i.e. epitaxial passivated integrated circuit

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Local Oxidation Of Silicon (AREA)
JP17426382A 1982-10-04 1982-10-04 誘電体分離基板の製造方法 Granted JPS5963738A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17426382A JPS5963738A (ja) 1982-10-04 1982-10-04 誘電体分離基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17426382A JPS5963738A (ja) 1982-10-04 1982-10-04 誘電体分離基板の製造方法

Publications (2)

Publication Number Publication Date
JPS5963738A true JPS5963738A (ja) 1984-04-11
JPS6244417B2 JPS6244417B2 (enrdf_load_stackoverflow) 1987-09-21

Family

ID=15975575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17426382A Granted JPS5963738A (ja) 1982-10-04 1982-10-04 誘電体分離基板の製造方法

Country Status (1)

Country Link
JP (1) JPS5963738A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5382551A (en) * 1993-04-09 1995-01-17 Micron Semiconductor, Inc. Method for reducing the effects of semiconductor substrate deformities

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5382551A (en) * 1993-04-09 1995-01-17 Micron Semiconductor, Inc. Method for reducing the effects of semiconductor substrate deformities

Also Published As

Publication number Publication date
JPS6244417B2 (enrdf_load_stackoverflow) 1987-09-21

Similar Documents

Publication Publication Date Title
US4104090A (en) Total dielectric isolation utilizing a combination of reactive ion etching, anodic etching, and thermal oxidation
US4532700A (en) Method of manufacturing semiconductor structures having an oxidized porous silicon isolation layer
US4193836A (en) Method for making semiconductor structure
JPH0799239A (ja) 半導体装置及び半導体装置の製造方法
JP2750163B2 (ja) 誘電体分離型半導体装置の製造方法
JPS5963738A (ja) 誘電体分離基板の製造方法
US3974006A (en) Method of obtaining high temperature resistant assemblies comprising isolated silicon islands bonded to a substrate
US3531857A (en) Method of manufacturing substrate for semiconductor integrated circuit
JPS59144149A (ja) 誘電体分離基板の製造方法
JPS618944A (ja) 半導体装置およびその製造方法
CA1059647A (en) Method of preparing dielectric insulator separated substrate for semiconductor integrated circuits
JPS6244416B2 (enrdf_load_stackoverflow)
JPS6244412B2 (enrdf_load_stackoverflow)
JPS6293954A (ja) 誘電体分離基板の製造方法
JPS5939044A (ja) 絶縁分離集積回路用基板の製造方法
JPS58197740A (ja) 集積回路用基板の製造方法
JPS6094738A (ja) 半導体基板
JPS60121737A (ja) 半導体装置の素子分離方法
JPH07183372A (ja) 半導体基板の作成方法
JPS6221269B2 (enrdf_load_stackoverflow)
JPS6298639A (ja) 誘電体分離基板の製造方法
JPH0330356A (ja) 絶縁層分離基板の製造方法
JPS61174736A (ja) 誘電体分離基板の製造方法
JPS5839026A (ja) 半導体装置及びその製造方法
JPS5916342A (ja) 集積回路用基板の製造方法