JPS5961054A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS5961054A JPS5961054A JP57169515A JP16951582A JPS5961054A JP S5961054 A JPS5961054 A JP S5961054A JP 57169515 A JP57169515 A JP 57169515A JP 16951582 A JP16951582 A JP 16951582A JP S5961054 A JPS5961054 A JP S5961054A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- alumina
- lead
- semiconductor device
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169515A JPS5961054A (ja) | 1982-09-30 | 1982-09-30 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169515A JPS5961054A (ja) | 1982-09-30 | 1982-09-30 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5961054A true JPS5961054A (ja) | 1984-04-07 |
| JPS638621B2 JPS638621B2 (enExample) | 1988-02-23 |
Family
ID=15887933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57169515A Granted JPS5961054A (ja) | 1982-09-30 | 1982-09-30 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5961054A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6054652A (en) * | 1997-04-18 | 2000-04-25 | Fujitsu Limited | Thin-film multi-layer substrate and electronic device |
| US8096039B2 (en) | 2003-08-11 | 2012-01-17 | Cobra Golf Incorporated | Golf club head with alignment system |
| US8308583B2 (en) | 2003-08-11 | 2012-11-13 | Cobra Golf Incorporated | Golf club head with alignment system |
-
1982
- 1982-09-30 JP JP57169515A patent/JPS5961054A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6054652A (en) * | 1997-04-18 | 2000-04-25 | Fujitsu Limited | Thin-film multi-layer substrate and electronic device |
| US8096039B2 (en) | 2003-08-11 | 2012-01-17 | Cobra Golf Incorporated | Golf club head with alignment system |
| US8308583B2 (en) | 2003-08-11 | 2012-11-13 | Cobra Golf Incorporated | Golf club head with alignment system |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS638621B2 (enExample) | 1988-02-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910006948B1 (ko) | 질화 알루미늄 세라믹스 위에 형성된 금속박막층 구조물 및 그의 생산방법 | |
| JP3346695B2 (ja) | 半導体素子収納用パッケージの製造方法 | |
| JPS5961054A (ja) | 半導体装置 | |
| EP0100817A2 (en) | A hermetically sealed casing of an electrical device and process of manufacturing | |
| JP2750248B2 (ja) | 半導体素子収納用パッケージ | |
| JP2000086368A (ja) | 窒化物セラミックス基板 | |
| JP2710893B2 (ja) | リード付き電子部品 | |
| JP4364033B2 (ja) | リードピン付き配線基板 | |
| JPH06334077A (ja) | 半導体素子収納用パッケージ | |
| JP2670208B2 (ja) | 半導体素子収納用パッケージ | |
| JP3279846B2 (ja) | 半導体装置の製造方法 | |
| JP2740605B2 (ja) | 半導体素子収納用パッケージの製造方法 | |
| JP2948990B2 (ja) | 半導体素子収納用パッケージ | |
| JP3301868B2 (ja) | 半導体素子収納用パッケージ | |
| JP3426741B2 (ja) | 半導体素子収納用パッケージ | |
| JPH08125098A (ja) | 半導体装置及びその製造方法 | |
| JP2813072B2 (ja) | 半導体素子収納用パッケージ | |
| JP2685159B2 (ja) | 電子部品収納用パッケージ | |
| JPH0951050A (ja) | 半導体素子収納用パッケージの製造方法 | |
| JP2813074B2 (ja) | 半導体素子収納用パッケージ | |
| JPH04290488A (ja) | 非酸化物系セラミックス回路基板の製法および該基板を用いた電子装置の製法 | |
| JP2740606B2 (ja) | 半導体素子収納用パッケージ | |
| JP2784094B2 (ja) | 半導体素子収納用パッケージ | |
| JP2813073B2 (ja) | 半導体素子収納用パッケージ | |
| JP2003243553A (ja) | 配線基板 |