JPS5945721A - Ｃｍｏｓ論理回路 - Google Patents

Ｃｍｏｓ論理回路

Info

Publication number
JPS5945721A
JPS5945721A JP57157009A JP15700982A JPS5945721A JP S5945721 A JPS5945721 A JP S5945721A JP 57157009 A JP57157009 A JP 57157009A JP 15700982 A JP15700982 A JP 15700982A JP S5945721 A JPS5945721 A JP S5945721A
Authority
JP
Japan
Prior art keywords
logic
circuit
voltage
fet
setting section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57157009A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0434332B2 (enrdf_load_stackoverflow
Inventor
Hideji Koike
秀治 小池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57157009A priority Critical patent/JPS5945721A/ja
Publication of JPS5945721A publication Critical patent/JPS5945721A/ja
Publication of JPH0434332B2 publication Critical patent/JPH0434332B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type

Landscapes

  • Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
JP57157009A 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路 Granted JPS5945721A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57157009A JPS5945721A (ja) 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57157009A JPS5945721A (ja) 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路

Publications (2)

Publication Number Publication Date
JPS5945721A true JPS5945721A (ja) 1984-03-14
JPH0434332B2 JPH0434332B2 (enrdf_load_stackoverflow) 1992-06-05

Family

ID=15640180

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57157009A Granted JPS5945721A (ja) 1982-09-09 1982-09-09 Ｃｍｏｓ論理回路

Country Status (1)

Country Link
JP (1) JPS5945721A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799109A (en) * 1985-02-07 1989-01-17 U.S. Philips Corp. Charge coupled sensor arrangement

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5342456U (enrdf_load_stackoverflow) * 1976-09-16 1978-04-12

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5342456U (enrdf_load_stackoverflow) * 1976-09-16 1978-04-12

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799109A (en) * 1985-02-07 1989-01-17 U.S. Philips Corp. Charge coupled sensor arrangement

Also Published As

Publication number Publication date
JPH0434332B2 (enrdf_load_stackoverflow) 1992-06-05

Similar Documents

Publication Publication Date Title
EP0872958B1 (en) MOS logic circuit and semiconductor apparatus including the same
US5633600A (en) Output buffer circuit having a minimized output voltage propagation
US4810910A (en) Sense amplifier with bit-line derived clocking
EP0059722B1 (en) Clocked igfet logic circuit
US6624678B1 (en) Schmitt trigger device with disable
US5159214A (en) Bicmos logic circuit
US6104213A (en) Domino logic circuit having a clocked precharge
JPS5945721A (ja) Ｃｍｏｓ論理回路
JP3329621B2 (ja) 二電源インタフェイス回路
EP0320779B1 (en) Sense amplifier
US4546276A (en) Full output voltage driver circuit using bootstrap capacitor and controlled delay circuitry
JP2937592B2 (ja) 基板バイアス発生回路
JP3022812B2 (ja) 出力バッファ回路
US6278157B1 (en) Method and apparatus for elimination of parasitic bipolar action in logic circuits including complementary oxide semiconductor (CMOS) silicon on insulator (SOI) elements
KR100596748B1 (ko) 다이내믹 시모스 로직
JP3125764B2 (ja) 論理回路
JP4086049B2 (ja) パワーオン・リセット回路
KR940000252Y1 (ko) 씨모스 낸드게이트
JPH0613866A (ja) パワーオンリセット回路
JPH11154857A (ja) 演算回路
JP3038813B2 (ja) ＢｉＣＭＯＳゲート回路
KR100351986B1 (ko) 씨모스 차동 로직회로
JPH07154240A (ja) 半導体集積回路
US5761107A (en) Method and apparatus for improving the speed of a logic circuit
JP2562824B2 (ja) バイポーラーｃｍｏｓ論理回路