JPS5943753Y2 - 電子回路の基板構造 - Google Patents
電子回路の基板構造Info
- Publication number
- JPS5943753Y2 JPS5943753Y2 JP1979048352U JP4835279U JPS5943753Y2 JP S5943753 Y2 JPS5943753 Y2 JP S5943753Y2 JP 1979048352 U JP1979048352 U JP 1979048352U JP 4835279 U JP4835279 U JP 4835279U JP S5943753 Y2 JPS5943753 Y2 JP S5943753Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit board
- solder
- electronic circuit
- outer periphery
- board structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1979048352U JPS5943753Y2 (ja) | 1979-04-13 | 1979-04-13 | 電子回路の基板構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1979048352U JPS5943753Y2 (ja) | 1979-04-13 | 1979-04-13 | 電子回路の基板構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55149976U JPS55149976U (enrdf_load_stackoverflow) | 1980-10-29 |
JPS5943753Y2 true JPS5943753Y2 (ja) | 1984-12-26 |
Family
ID=28931909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1979048352U Expired JPS5943753Y2 (ja) | 1979-04-13 | 1979-04-13 | 電子回路の基板構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5943753Y2 (enrdf_load_stackoverflow) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5633165Y2 (enrdf_load_stackoverflow) * | 1973-02-27 | 1981-08-06 |
-
1979
- 1979-04-13 JP JP1979048352U patent/JPS5943753Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS55149976U (enrdf_load_stackoverflow) | 1980-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6262473B1 (en) | Film carrier tape and semiconductor device, method of making the same and circuit board | |
KR970703618A (ko) | 다층 리드 프레임(multi-layer lead frame) | |
CN101894816A (zh) | 半导体器件 | |
US6324068B1 (en) | Electronic component device, and main board for circuit boards | |
JP2974436B2 (ja) | ハンダバンプの形成方法 | |
KR100548554B1 (ko) | 테스트 비이클 볼 그리드 어레이 패키지 | |
JPS5943753Y2 (ja) | 電子回路の基板構造 | |
JP3171176B2 (ja) | 半導体装置およびボール・グリッド・アレイ製造方法 | |
KR100626617B1 (ko) | 반도체 패키지용 배선 기판의 볼 랜드 구조 | |
KR20010070124A (ko) | 배선의 레이아웃이 향상된 칩 스케일 패키지 | |
JPH03152967A (ja) | 混成集積回路装置 | |
JPH1074887A (ja) | 電子部品及びその製造方法 | |
JP3685347B2 (ja) | 半導体装置 | |
JPH0936275A (ja) | 表面実装型半導体装置の製造方法 | |
US20030122254A1 (en) | Device and method for including passive components in a chip scale package | |
JPS63213936A (ja) | 混成集積回路装置の製造方法 | |
KR200301935Y1 (ko) | 마이크로볼그리드어레이반도체패키지용마이크로필름의구조 | |
JPH03157959A (ja) | 実装構造及び製造方法 | |
US20050206009A1 (en) | Method for manufacturing wiring board and semiconductor device | |
JP2663986B2 (ja) | 高集積度半導体装置 | |
US5519579A (en) | Method and apparatus for replacing directly attached chip | |
JP4821803B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JPH0311747A (ja) | 半導体装置 | |
JP2505359Y2 (ja) | 半導体搭載用基板 | |
JP2841459B2 (ja) | 混成集積回路 |