JPS5939124A - Ｃｍｏｓ論理回路 - Google Patents

Ｃｍｏｓ論理回路

Info

Publication number
JPS5939124A
JPS5939124A JP57148821A JP14882182A JPS5939124A JP S5939124 A JPS5939124 A JP S5939124A JP 57148821 A JP57148821 A JP 57148821A JP 14882182 A JP14882182 A JP 14882182A JP S5939124 A JPS5939124 A JP S5939124A
Authority
JP
Japan
Prior art keywords
level
transistor
signal
voltage control
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57148821A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0261821B2 (en, 2012
Inventor
Hideji Koike
秀治 小池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP57148821A priority Critical patent/JPS5939124A/ja
Publication of JPS5939124A publication Critical patent/JPS5939124A/ja
Publication of JPH0261821B2 publication Critical patent/JPH0261821B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
    • H03K19/09482—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors using a combination of enhancement and depletion transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP57148821A 1982-08-27 1982-08-27 Ｃｍｏｓ論理回路 Granted JPS5939124A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57148821A JPS5939124A (ja) 1982-08-27 1982-08-27 Ｃｍｏｓ論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57148821A JPS5939124A (ja) 1982-08-27 1982-08-27 Ｃｍｏｓ論理回路

Publications (2)

Publication Number Publication Date
JPS5939124A true JPS5939124A (ja) 1984-03-03
JPH0261821B2 JPH0261821B2 (en, 2012) 1990-12-21

Family

ID=15461468

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57148821A Granted JPS5939124A (ja) 1982-08-27 1982-08-27 Ｃｍｏｓ論理回路

Country Status (1)

Country Link
JP (1) JPS5939124A (en, 2012)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6486706B2 (en) * 2000-12-06 2002-11-26 Intel Corporation Domino logic with low-threshold NMOS pull-up
US6492837B1 (en) 2000-03-17 2002-12-10 Intel Corporation Domino logic with output predischarge
US6529045B2 (en) 1999-09-28 2003-03-04 Intel Corporation NMOS precharge domino logic
US6529861B1 (en) 1999-07-02 2003-03-04 Intel Corporation Power consumption reduction for domino circuits
US6556962B1 (en) 1999-07-02 2003-04-29 Intel Corporation Method for reducing network costs and its application to domino circuits
JP2007019811A (ja) * 2005-07-07 2007-01-25 Oki Electric Ind Co Ltd ドミノｃｍｏｓ論理回路

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7915085B2 (en) 2003-09-18 2011-03-29 Cree, Inc. Molded chip fabrication method
US9159888B2 (en) 2007-01-22 2015-10-13 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US9024349B2 (en) 2007-01-22 2015-05-05 Cree, Inc. Wafer level phosphor coating method and devices fabricated utilizing method
US9041285B2 (en) 2007-12-14 2015-05-26 Cree, Inc. Phosphor distribution in LED lamps using centrifugal force
US8878219B2 (en) 2008-01-11 2014-11-04 Cree, Inc. Flip-chip phosphor coating method and devices fabricated utilizing method
US9166126B2 (en) 2011-01-31 2015-10-20 Cree, Inc. Conformally coated light emitting devices and methods for providing the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4959563A (en, 2012) * 1972-10-05 1974-06-10
JPS5052855U (en, 2012) * 1973-09-10 1975-05-21
JPS50133758A (en, 2012) * 1974-04-08 1975-10-23

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4959563A (en, 2012) * 1972-10-05 1974-06-10
JPS5052855U (en, 2012) * 1973-09-10 1975-05-21
JPS50133758A (en, 2012) * 1974-04-08 1975-10-23

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6529861B1 (en) 1999-07-02 2003-03-04 Intel Corporation Power consumption reduction for domino circuits
US6556962B1 (en) 1999-07-02 2003-04-29 Intel Corporation Method for reducing network costs and its application to domino circuits
US6529045B2 (en) 1999-09-28 2003-03-04 Intel Corporation NMOS precharge domino logic
US6492837B1 (en) 2000-03-17 2002-12-10 Intel Corporation Domino logic with output predischarge
US6653866B2 (en) 2000-03-17 2003-11-25 Intel Corporation Domino logic with output predischarge
US6486706B2 (en) * 2000-12-06 2002-11-26 Intel Corporation Domino logic with low-threshold NMOS pull-up
JP2007019811A (ja) * 2005-07-07 2007-01-25 Oki Electric Ind Co Ltd ドミノｃｍｏｓ論理回路

Also Published As

Publication number Publication date
JPH0261821B2 (en, 2012) 1990-12-21

Similar Documents

Publication Publication Date Title
JPH02179028A (ja) 論理レベル変換回路
JPS62221219A (ja) 論理回路
JPS5939124A (ja) Ｃｍｏｓ論理回路
JPS62284523A (ja) Ｔｔｌ両立可能併合パイポ−ラ／ｃｍｏｓ出力バツフア回路
US5604417A (en) Semiconductor integrated circuit device
JPH0142167B2 (en, 2012)
JPH0355914A (ja) 半導体装置
JPH0220017B2 (en, 2012)
US5426382A (en) Complementary logic recovered energy circuit
JPS62145918A (ja) 半導体集積回路
JPS594890B2 (ja) デイジタル回路
JPH0574247B2 (en, 2012)
JPH06105875B2 (ja) 半導体集積論理回路
JP2712432B2 (ja) 多数決論理回路
JPH0431443B2 (en, 2012)
JP2944255B2 (ja) 論理回路
JPS62231521A (ja) 半導体集積回路
JP2855796B2 (ja) 半導体出力回路
JPS6225514A (ja) 論理回路
JPH0441374Y2 (en, 2012)
JPS58221520A (ja) Ｃｍｏｓスリ−ステ−ト回路
JPH0424657Y2 (en, 2012)
JPH01202917A (ja) スイッチング制御装置
JPS5923653B2 (ja) インバ−タ回路
JPH0325970B2 (en, 2012)