JPS5930538Y2 - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS5930538Y2 JPS5930538Y2 JP757079U JP757079U JPS5930538Y2 JP S5930538 Y2 JPS5930538 Y2 JP S5930538Y2 JP 757079 U JP757079 U JP 757079U JP 757079 U JP757079 U JP 757079U JP S5930538 Y2 JPS5930538 Y2 JP S5930538Y2
- Authority
- JP
- Japan
- Prior art keywords
- metallized
- lead
- wire
- grounded
- tip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP757079U JPS5930538Y2 (ja) | 1979-01-23 | 1979-01-23 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP757079U JPS5930538Y2 (ja) | 1979-01-23 | 1979-01-23 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55108745U JPS55108745U (enrdf_load_stackoverflow) | 1980-07-30 |
JPS5930538Y2 true JPS5930538Y2 (ja) | 1984-08-31 |
Family
ID=28815473
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP757079U Expired JPS5930538Y2 (ja) | 1979-01-23 | 1979-01-23 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5930538Y2 (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60154646A (ja) * | 1984-01-25 | 1985-08-14 | Hitachi Micro Comput Eng Ltd | 半導体装置 |
KR940006585B1 (ko) * | 1985-02-28 | 1994-07-22 | 소니 가부시키가이샤 | 반도체 회로장치 |
-
1979
- 1979-01-23 JP JP757079U patent/JPS5930538Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS55108745U (enrdf_load_stackoverflow) | 1980-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7008824B2 (en) | Method of fabricating mounted multiple semiconductor dies in a package | |
US6297547B1 (en) | Mounting multiple semiconductor dies in a package | |
JPH08116016A (ja) | リードフレーム及び半導体装置 | |
US5072280A (en) | Resin sealed semiconductor device | |
JP2004153220A (ja) | リードフレームおよびその製造方法ならびに樹脂封止型半導体装置およびその製造方法 | |
US7126209B2 (en) | Lead frame, resin-encapsulated semiconductor device, and method of producing the same | |
JP3269025B2 (ja) | 半導体装置とその製造方法 | |
JPS5930538Y2 (ja) | 半導体装置 | |
JP2569400B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
JP3203228B2 (ja) | 半導体装置とその製造方法 | |
JPH01132142A (ja) | 半導体装置のパツケージ構造 | |
JPS61147555A (ja) | 半導体装置 | |
JPH07101698B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
JP2539763B2 (ja) | 半導体装置の実装方法 | |
JPH04155854A (ja) | 半導体集積回路装置およびそれに用いるリードフレーム | |
JPH0621305A (ja) | 半導体装置 | |
CN115714123B (zh) | 结合板级封装的电磁屏蔽封装结构、封装方法及电子产品 | |
JPS62296528A (ja) | 樹脂封止型半導体装置 | |
JPH08250545A (ja) | 半導体装置およびその製造方法 | |
JPH0366150A (ja) | 半導体集積回路装置 | |
JPH02211643A (ja) | 半導体装置 | |
JPH03261153A (ja) | 半導体装置用パッケージ | |
JPS63150953A (ja) | 半導体装置用リ−ドフレ−ム | |
JPH01231333A (ja) | 半導体装置の製造方法 | |
JPH0637234A (ja) | 半導体装置 |