JPS59205859A - バイフエ−ズ信号に対する復調回路 - Google Patents
バイフエ−ズ信号に対する復調回路Info
- Publication number
- JPS59205859A JPS59205859A JP7765184A JP7765184A JPS59205859A JP S59205859 A JPS59205859 A JP S59205859A JP 7765184 A JP7765184 A JP 7765184A JP 7765184 A JP7765184 A JP 7765184A JP S59205859 A JPS59205859 A JP S59205859A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- phase
- phase signal
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
- G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE33143935 | 1983-04-21 | ||
DE19833314393 DE3314393A1 (de) | 1983-04-21 | 1983-04-21 | Demodulationsschaltung fuer ein biphase-signal |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS59205859A true JPS59205859A (ja) | 1984-11-21 |
Family
ID=6196933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7765184A Pending JPS59205859A (ja) | 1983-04-21 | 1984-04-19 | バイフエ−ズ信号に対する復調回路 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS59205859A (fr) |
DE (1) | DE3314393A1 (fr) |
FR (1) | FR2544937A1 (fr) |
GB (1) | GB2140255A (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6396775A (ja) * | 1986-10-11 | 1988-04-27 | Sony Corp | デ−タ再生装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3863024A (en) * | 1973-12-26 | 1975-01-28 | Ibm | Directional coupled data transmission system |
IT1158893B (it) * | 1978-07-28 | 1987-02-25 | Sits Soc It Telecom Siemens | Disposizione circuitale per la generazione degli impulsi di campionamento di particolare applicazione nella stazione ricevente di un sistema per la trasmissione di dati |
GB2123258A (en) * | 1982-06-25 | 1984-01-25 | Philips Electronic Associated | Digital duplex communication system |
-
1983
- 1983-04-21 DE DE19833314393 patent/DE3314393A1/de not_active Withdrawn
-
1984
- 1984-04-18 GB GB08410032A patent/GB2140255A/en not_active Withdrawn
- 1984-04-19 JP JP7765184A patent/JPS59205859A/ja active Pending
- 1984-04-20 FR FR8406329A patent/FR2544937A1/fr not_active Withdrawn
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6396775A (ja) * | 1986-10-11 | 1988-04-27 | Sony Corp | デ−タ再生装置 |
Also Published As
Publication number | Publication date |
---|---|
FR2544937A1 (fr) | 1984-10-26 |
GB8410032D0 (en) | 1984-05-31 |
DE3314393A1 (de) | 1984-10-25 |
GB2140255A (en) | 1984-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH042021B2 (fr) | ||
JPH06501140A (ja) | トークンリング等化器 | |
KR100278536B1 (ko) | 자동 등화 시스템과, 잡음 감소 회로와, 위상 동기 제어 회로 | |
US5099366A (en) | Low frequency restorer | |
US5185679A (en) | Inversion phenomenon preventing circuit | |
JPS59205859A (ja) | バイフエ−ズ信号に対する復調回路 | |
JP2895747B2 (ja) | デジタル再生信号検出方法とその装置 | |
US4872170A (en) | Error detection circuit | |
US4841385A (en) | Data signal reproducing apparatus | |
US6208700B1 (en) | Apparatus for processing a signal received via an information carrier | |
JPH09147490A (ja) | 波形等化回路 | |
JPH0821956B2 (ja) | デイジタル信号の受信装置に使用する方法及び装置 | |
SU615528A1 (ru) | Устройство дл воспроизведени цифровой информации с магнитного носител | |
JPS62271547A (ja) | 識別回路 | |
KR0144817B1 (ko) | 디지탈 재생신호 검출장치 및 그 방법 | |
JPH08274818A (ja) | 自動等化回路 | |
JP2537864B2 (ja) | Fm復調回路 | |
JP3689452B2 (ja) | デジタル信号再生装置 | |
JPH043552A (ja) | Gmsk変調波の符号識別再生装置 | |
JPH0265592A (ja) | 画像再生装置 | |
JPH01222532A (ja) | タイミング回路 | |
JPS6212957A (ja) | デイジタル信号の検出装置 | |
JPH08163006A (ja) | 自動等化装置 | |
JPH04315876A (ja) | データ再生処理装置 | |
JPH0677370B2 (ja) | デイジタル記録再生装置における自動等化方法及び装置 |