JPS59161744A - 情報処理装置のスキヤン方式 - Google Patents

情報処理装置のスキヤン方式

Info

Publication number
JPS59161744A
JPS59161744A JP58034510A JP3451083A JPS59161744A JP S59161744 A JPS59161744 A JP S59161744A JP 58034510 A JP58034510 A JP 58034510A JP 3451083 A JP3451083 A JP 3451083A JP S59161744 A JPS59161744 A JP S59161744A
Authority
JP
Japan
Prior art keywords
scan
address
register
logical
physical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58034510A
Other languages
English (en)
Japanese (ja)
Other versions
JPS636887B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Masahiro Kitano
北野　昌宏
Katsuro Wakai
若井　勝郎
Masahiro Hashimoto
眞宏 橋本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58034510A priority Critical patent/JPS59161744A/ja
Priority to US06/578,793 priority patent/US4667325A/en
Publication of JPS59161744A publication Critical patent/JPS59161744A/ja
Publication of JPS636887B2 publication Critical patent/JPS636887B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test
    • G01R31/318561—Identification of the subpart
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Tests Of Electronic Circuits (AREA)
JP58034510A 1983-03-04 1983-03-04 情報処理装置のスキヤン方式 Granted JPS59161744A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP58034510A JPS59161744A (ja) 1983-03-04 1983-03-04 情報処理装置のスキヤン方式
US06/578,793 US4667325A (en) 1983-03-04 1984-02-10 Method and apparatus of scanning control for information processing systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58034510A JPS59161744A (ja) 1983-03-04 1983-03-04 情報処理装置のスキヤン方式

Publications (2)

Publication Number Publication Date
JPS59161744A true JPS59161744A (ja) 1984-09-12
JPS636887B2 JPS636887B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-02-12

Family

ID=12416254

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58034510A Granted JPS59161744A (ja) 1983-03-04 1983-03-04 情報処理装置のスキヤン方式

Country Status (2)

Country Link
US (1) US4667325A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS59161744A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61123939A (ja) * 1984-11-21 1986-06-11 Hitachi Ltd 情報処理装置のスキヤン方式
JPH036746A (ja) * 1989-06-05 1991-01-14 Hitachi Ltd スキャンアドレス変換機構
JPH03127132A (ja) * 1989-10-12 1991-05-30 Koufu Nippon Denki Kk 診断装置
JPH04101146U (ja) * 1991-01-31 1992-09-01 横河電機株式会社 メモリ装置
US8972822B2 (en) 2011-12-01 2015-03-03 Fujitsu Limited Memory module and semiconductor storage device

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4710927A (en) * 1986-07-24 1987-12-01 Integrated Device Technology, Inc. Diagnostic circuit
DE3750926T2 (de) * 1986-10-16 1995-08-03 Fairchild Semiconductor Synchrone Array-Logikschaltung.
US5153882A (en) * 1990-03-29 1992-10-06 National Semiconductor Corporation Serial scan diagnostics apparatus and method for a memory device
US5410671A (en) * 1990-05-01 1995-04-25 Cyrix Corporation Data compression/decompression processor
US5448525A (en) * 1994-03-10 1995-09-05 Intel Corporation Apparatus for configuring a subset of an integrated circuit having boundary scan circuitry connected in series and a method thereof
US5821773A (en) * 1995-09-06 1998-10-13 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
JP3249040B2 (ja) * 1995-12-05 2002-01-21 株式会社アドバンテスト スキャンテスト装置
US5869979A (en) 1996-04-05 1999-02-09 Altera Corporation Technique for preconditioning I/Os during reconfiguration
US6421812B1 (en) 1997-06-10 2002-07-16 Altera Corporation Programming mode selection with JTAG circuits
US6691267B1 (en) 1997-06-10 2004-02-10 Altera Corporation Technique to test an integrated circuit using fewer pins
US6184707B1 (en) 1998-10-07 2001-02-06 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
US7120068B2 (en) * 2002-07-29 2006-10-10 Micron Technology, Inc. Column/row redundancy architecture using latches programmed from a look up table

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614608A (en) * 1969-05-19 1971-10-19 Ibm Random number statistical logic test system
US3675217A (en) * 1969-12-23 1972-07-04 Ibm Sequence interlocking and priority apparatus
US3723976A (en) * 1972-01-20 1973-03-27 Ibm Memory system with logical and real addressing
JPS56336A (en) * 1979-06-15 1981-01-06 Aisin Seiki Punch card drilling machine
US4451918A (en) * 1981-10-09 1984-05-29 Teradyne, Inc. Test signal reloader
US4554664A (en) * 1983-10-06 1985-11-19 Sperry Corporation Static memory cell with dynamic scan test latch

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61123939A (ja) * 1984-11-21 1986-06-11 Hitachi Ltd 情報処理装置のスキヤン方式
JPH036746A (ja) * 1989-06-05 1991-01-14 Hitachi Ltd スキャンアドレス変換機構
JPH03127132A (ja) * 1989-10-12 1991-05-30 Koufu Nippon Denki Kk 診断装置
JPH04101146U (ja) * 1991-01-31 1992-09-01 横河電機株式会社 メモリ装置
US8972822B2 (en) 2011-12-01 2015-03-03 Fujitsu Limited Memory module and semiconductor storage device

Also Published As

Publication number Publication date
JPS636887B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-02-12
US4667325A (en) 1987-05-19

Similar Documents

Publication Publication Date Title
JPS59161744A (ja) 情報処理装置のスキヤン方式
US4926363A (en) Modular test structure for single chip digital exchange controller
US5099481A (en) Registered RAM array with parallel and serial interface
JPS598846B2 (ja) マイクロプログラム可能な周辺制御装置
US4450538A (en) Address accessed memory device having parallel to serial conversion
KR20040023762A (ko) 레지스터 파일 및 레지스터 파일의 설계 방법
JPH0668732B2 (ja) 情報処理装置のスキヤン方式
JPS6234182B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0342732A (ja) 半導体集積回路
JPH0743429A (ja) 物理アドレス変換回路
EP0040219B1 (en) Data processor having common monitoring and memory loading and checking means
JPS58128097A (ja) 半導体記憶装置
JPS58205993A (ja) Ｌｓｉ内蔵メモリのスキヤンテスト方法
JPH03191450A (ja) メモリーカードの不良チップ代替え回路
JPH02231632A (ja) データ処理装置の制御記憶ロード方法
JPH0219921A (ja) ファースト・イン・ファースト・アウト・メモリ
JPS59747A (ja) 論理回路の診断方式
JPS59148196A (ja) 論理回路
JPH05151102A (ja) マイクロコンピユータテスト回路
JPS63231660A (ja) 入出力制御装置のアドレスデコ−ド方式
JPS58182188A (ja) スタテイツクランダムアクセスメモリ
JPS5858757B2 (ja) デ−タ記憶装置
EP0334240A2 (en) Semiconductor integrated circuit device having a microprogramm
JPH0498684A (ja) 半導体記憶装置
JPS6310458B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)