JPS59159557A - 半導体集積回路装置 - Google Patents
半導体集積回路装置Info
- Publication number
- JPS59159557A JPS59159557A JP58033279A JP3327983A JPS59159557A JP S59159557 A JPS59159557 A JP S59159557A JP 58033279 A JP58033279 A JP 58033279A JP 3327983 A JP3327983 A JP 3327983A JP S59159557 A JPS59159557 A JP S59159557A
- Authority
- JP
- Japan
- Prior art keywords
- buffer circuit
- signal buffer
- cells
- region
- circuit cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58033279A JPS59159557A (ja) | 1983-03-01 | 1983-03-01 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58033279A JPS59159557A (ja) | 1983-03-01 | 1983-03-01 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59159557A true JPS59159557A (ja) | 1984-09-10 |
JPH0465547B2 JPH0465547B2 (enrdf_load_stackoverflow) | 1992-10-20 |
Family
ID=12382085
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58033279A Granted JPS59159557A (ja) | 1983-03-01 | 1983-03-01 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59159557A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59167036A (ja) * | 1983-03-14 | 1984-09-20 | Nec Corp | 半導体集積回路 |
US5015600A (en) * | 1990-01-25 | 1991-05-14 | Northern Telecom Limited | Method for making integrated circuits |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58209158A (ja) * | 1982-05-31 | 1983-12-06 | Nec Corp | マスタスライス半導体装置 |
-
1983
- 1983-03-01 JP JP58033279A patent/JPS59159557A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58209158A (ja) * | 1982-05-31 | 1983-12-06 | Nec Corp | マスタスライス半導体装置 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59167036A (ja) * | 1983-03-14 | 1984-09-20 | Nec Corp | 半導体集積回路 |
US5015600A (en) * | 1990-01-25 | 1991-05-14 | Northern Telecom Limited | Method for making integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
JPH0465547B2 (enrdf_load_stackoverflow) | 1992-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR0137105B1 (ko) | 데이터 전송회로, 데이터선 구동회로, 증폭회로, 반도체 집적회로 및 반도체 기억장치 | |
US5394008A (en) | Semiconductor integrated circuit device | |
JPH05308136A (ja) | マスタスライス集積回路 | |
JPS607147A (ja) | 半導体装置 | |
KR910003598B1 (ko) | 독립의 전류통로에 접속된 데이터출력버퍼회로를 갖춘 반도체집적회로 | |
US20060192588A1 (en) | Differential output circuit and semiconductor device having the same | |
US11699660B2 (en) | Semiconductor integrated circuit device | |
US5751051A (en) | Semiconductor device equipped with electrostatic breakdown protection circuit | |
JPS6381944A (ja) | 集積回路用共通セルi/oインタフエ−ス回路 | |
JPS59159557A (ja) | 半導体集積回路装置 | |
JP3969020B2 (ja) | 半導体集積回路装置 | |
JPH09107070A (ja) | 半導体集積回路装置 | |
KR100226084B1 (ko) | 반도체장치 | |
US5585759A (en) | Input buffer of semiconductor integrated circuit | |
JP2676801B2 (ja) | 出力バッファ回路を備えた半導体集積回路装置 | |
US6653858B2 (en) | Bypass capacitance localization | |
JPH04317222A (ja) | 信号処理装置 | |
JP2009088328A (ja) | 半導体集積回路 | |
JP2011114198A (ja) | プリミティブセル及び半導体装置 | |
JPH03131035A (ja) | 大規模集積回路 | |
JP2727994B2 (ja) | 半導体集積回路 | |
JPH0834427B2 (ja) | 論理回路 | |
JPH04242319A (ja) | Cmos集積回路 | |
JPS58197746A (ja) | 半導体集積回路装置 | |
JPS594234A (ja) | 半導体集積回路装置 |