JPS59158624A - アナログマルチプレクサ - Google Patents
アナログマルチプレクサInfo
- Publication number
- JPS59158624A JPS59158624A JP3305283A JP3305283A JPS59158624A JP S59158624 A JPS59158624 A JP S59158624A JP 3305283 A JP3305283 A JP 3305283A JP 3305283 A JP3305283 A JP 3305283A JP S59158624 A JPS59158624 A JP S59158624A
- Authority
- JP
- Japan
- Prior art keywords
- input
- signal
- multiplexer
- terminal
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
Landscapes
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3305283A JPS59158624A (ja) | 1983-03-01 | 1983-03-01 | アナログマルチプレクサ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3305283A JPS59158624A (ja) | 1983-03-01 | 1983-03-01 | アナログマルチプレクサ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59158624A true JPS59158624A (ja) | 1984-09-08 |
JPH0334252B2 JPH0334252B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-05-22 |
Family
ID=12375992
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3305283A Granted JPS59158624A (ja) | 1983-03-01 | 1983-03-01 | アナログマルチプレクサ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59158624A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61500096A (ja) * | 1983-09-19 | 1986-01-16 | アルカテル・エヌ・ブイ | 電子開閉装置および関連装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59151527A (ja) * | 1983-02-10 | 1984-08-30 | Toshiba Corp | Mos型スイツチ回路 |
-
1983
- 1983-03-01 JP JP3305283A patent/JPS59158624A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59151527A (ja) * | 1983-02-10 | 1984-08-30 | Toshiba Corp | Mos型スイツチ回路 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61500096A (ja) * | 1983-09-19 | 1986-01-16 | アルカテル・エヌ・ブイ | 電子開閉装置および関連装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0334252B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5376816A (en) | Bi-cmos integrated circuit device having buried region use in common for bipolar and mos transistors | |
KR0132053B1 (ko) | 반도체집적회로장치 및 그 조합전자장치 | |
US5159207A (en) | Circuit for dynamic isolation of integrated circuits | |
US3987310A (en) | Schottky diode - complementary transistor logic | |
JPH0315348B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4890019A (en) | Bilingual CMOS to ECL output buffer | |
JP2724872B2 (ja) | 半導体集積回路用入力回路 | |
US5338986A (en) | Latch-up resistant CMOS output circuit | |
EP0417786B1 (en) | A level shift circuit for achieving a high-speed processing and an improved output current capability | |
JPH03171309A (ja) | 基準電位発生回路 | |
JPS59158624A (ja) | アナログマルチプレクサ | |
EP0645890B1 (en) | BiCMOS logic circuit | |
KR0142001B1 (ko) | 반도체 집적회로 장치 | |
JP2741712B2 (ja) | 半導体集積回路装置 | |
JPS60256224A (ja) | 相補形論理回路 | |
JPH058584B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH06101679B2 (ja) | 半導体集積回路装置 | |
JPH11243639A (ja) | 半導体回路 | |
JP2676406B2 (ja) | 半導体記憶回路装置 | |
KR890005033Y1 (ko) | Cmos집적회로에서의 대전류 출력회로 | |
JP3361873B2 (ja) | 半導体集積回路における入出力バッファ回路 | |
EP0071644A1 (en) | LOGICAL SELECTION. | |
JPH06343035A (ja) | 面積効率的低パワーバイポーラ電流モード論理 | |
TW448604B (en) | Power-on sequence induced latch-up protection device | |
JPH098638A (ja) | Cmos入出力バッファ回路 |