JPS59142649A - 装置診断試験方式 - Google Patents

装置診断試験方式

Info

Publication number
JPS59142649A
JPS59142649A JP58016925A JP1692583A JPS59142649A JP S59142649 A JPS59142649 A JP S59142649A JP 58016925 A JP58016925 A JP 58016925A JP 1692583 A JP1692583 A JP 1692583A JP S59142649 A JPS59142649 A JP S59142649A
Authority
JP
Japan
Prior art keywords
microprocessor
control program
diagnostic test
data
interfaces
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58016925A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6333180B2 (US20110158925A1-20110630-C00042.png
Inventor
Kunitoshi Otsuki
大月　邦俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58016925A priority Critical patent/JPS59142649A/ja
Publication of JPS59142649A publication Critical patent/JPS59142649A/ja
Publication of JPS6333180B2 publication Critical patent/JPS6333180B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP58016925A 1983-02-04 1983-02-04 装置診断試験方式 Granted JPS59142649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58016925A JPS59142649A (ja) 1983-02-04 1983-02-04 装置診断試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58016925A JPS59142649A (ja) 1983-02-04 1983-02-04 装置診断試験方式

Publications (2)

Publication Number Publication Date
JPS59142649A true JPS59142649A (ja) 1984-08-15
JPS6333180B2 JPS6333180B2 (US20110158925A1-20110630-C00042.png) 1988-07-04

Family

ID=11929697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58016925A Granted JPS59142649A (ja) 1983-02-04 1983-02-04 装置診断試験方式

Country Status (1)

Country Link
JP (1) JPS59142649A (US20110158925A1-20110630-C00042.png)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0452803U (US20110158925A1-20110630-C00042.png) * 1990-09-04 1992-05-06

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5757348A (en) * 1980-09-25 1982-04-06 Fujitsu Ltd Execution controlling system of maintenance program

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5757348A (en) * 1980-09-25 1982-04-06 Fujitsu Ltd Execution controlling system of maintenance program

Also Published As

Publication number Publication date
JPS6333180B2 (US20110158925A1-20110630-C00042.png) 1988-07-04

Similar Documents

Publication Publication Date Title
US4729090A (en) DMA system employing plural bus request and grant signals for improving bus data transfer speed
JPS59142649A (ja) 装置診断試験方式
JP2917275B2 (ja) Ｃｐｕを有する装置の試験システム
JPS626269B2 (US20110158925A1-20110630-C00042.png)
JPS60217446A (ja) 高速プログラマブルロジツクコントロ−ラ
JPS6326415B2 (US20110158925A1-20110630-C00042.png)
JPH0587850B2 (US20110158925A1-20110630-C00042.png)
JPH0682348B2 (ja) 入出力制御方式
JPH0145657B2 (US20110158925A1-20110630-C00042.png)
JPH06230080A (ja) 検査装置
JPS59202547A (ja) デバツグ装置
JPS6314260A (ja) 通信制御プログラムの生成方式
JP2005084820A (ja) 入出力装置の模擬機能を備えた制御装置
JPS62190544A (ja) プログラマブル・コントロ−ラの上位リンクユニツト
JPH03168860A (ja) 並列プロセッサのバッファ記憶制御装置
JPS597971B2 (ja) 入出力装置の制御方式
JPS6020771B2 (ja) マイクロ診断方式
JPS62226358A (ja) 伝送インタフエ−ス機器
JPS61859A (ja) 臨床検査デ−タ処理装置
JPH01112440A (ja) デバッグ装置
JPS5850380B2 (ja) 制御システムの試験装置
JPS58121459A (ja) 電子計算機のサ−ビスプロセツサ
JPS615353A (ja) 試験制御方式
JPS6037062A (ja) メモリ読出し方法
JPS6197765A (ja) 情報処理装置のプログラムロ−ド方式