JPS59124149A - セラミツク回路基板の製造方法 - Google Patents

セラミツク回路基板の製造方法

Info

Publication number
JPS59124149A
JPS59124149A JP23370582A JP23370582A JPS59124149A JP S59124149 A JPS59124149 A JP S59124149A JP 23370582 A JP23370582 A JP 23370582A JP 23370582 A JP23370582 A JP 23370582A JP S59124149 A JPS59124149 A JP S59124149A
Authority
JP
Japan
Prior art keywords
ceramic circuit
circuit board
green sheet
binder
copper paste
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23370582A
Other languages
English (en)
Japanese (ja)
Other versions
JPH035075B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Hirozo Yokoyama
横山 博三
Koichi Niwa
丹羽 紘一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23370582A priority Critical patent/JPS59124149A/ja
Publication of JPS59124149A publication Critical patent/JPS59124149A/ja
Publication of JPH035075B2 publication Critical patent/JPH035075B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4867Applying pastes or inks, e.g. screen printing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092Dispersed materials, e.g. conductive pastes or inks

Landscapes

  • Engineering & Computer Science (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
JP23370582A 1982-12-29 1982-12-29 セラミツク回路基板の製造方法 Granted JPS59124149A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23370582A JPS59124149A (ja) 1982-12-29 1982-12-29 セラミツク回路基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23370582A JPS59124149A (ja) 1982-12-29 1982-12-29 セラミツク回路基板の製造方法

Publications (2)

Publication Number Publication Date
JPS59124149A true JPS59124149A (ja) 1984-07-18
JPH035075B2 JPH035075B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-01-24

Family

ID=16959251

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23370582A Granted JPS59124149A (ja) 1982-12-29 1982-12-29 セラミツク回路基板の製造方法

Country Status (1)

Country Link
JP (1) JPS59124149A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60153193A (ja) * 1984-01-23 1985-08-12 富士通株式会社 セラミツク回路基板用導電ペ−スト
JPH01179407A (ja) * 1988-01-07 1989-07-17 Murata Mfg Co Ltd セラミック生シートの積層方法
JPH01212419A (ja) * 1988-02-19 1989-08-25 Murata Mfg Co Ltd セラミック積層体の製造方法
JPH05213679A (ja) * 1991-10-18 1993-08-24 Internatl Business Mach Corp <Ibm> 金属/セラミック基板における金属・セラミック間の界面領域およびその形成方法
JPH05221760A (ja) * 1992-02-04 1993-08-31 Shinko Electric Ind Co Ltd 回路形成用金属ペースト及びセラミック回路基板の製造方法
WO2012105068A1 (ja) * 2011-02-04 2012-08-09 三菱電機株式会社 パターン形成方法および太陽電池の製造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5396692A (en) * 1977-02-03 1978-08-24 Dainippon Printing Co Ltd Method of making electrode plate
JPS55107295A (en) * 1979-02-09 1980-08-16 Hitachi Ltd Method of fabricating ceramic circuit board

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5396692A (en) * 1977-02-03 1978-08-24 Dainippon Printing Co Ltd Method of making electrode plate
JPS55107295A (en) * 1979-02-09 1980-08-16 Hitachi Ltd Method of fabricating ceramic circuit board

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60153193A (ja) * 1984-01-23 1985-08-12 富士通株式会社 セラミツク回路基板用導電ペ−スト
JPH01179407A (ja) * 1988-01-07 1989-07-17 Murata Mfg Co Ltd セラミック生シートの積層方法
JPH01212419A (ja) * 1988-02-19 1989-08-25 Murata Mfg Co Ltd セラミック積層体の製造方法
JPH05213679A (ja) * 1991-10-18 1993-08-24 Internatl Business Mach Corp <Ibm> 金属/セラミック基板における金属・セラミック間の界面領域およびその形成方法
JPH05221760A (ja) * 1992-02-04 1993-08-31 Shinko Electric Ind Co Ltd 回路形成用金属ペースト及びセラミック回路基板の製造方法
WO2012105068A1 (ja) * 2011-02-04 2012-08-09 三菱電機株式会社 パターン形成方法および太陽電池の製造方法

Also Published As

Publication number Publication date
JPH035075B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-01-24

Similar Documents

Publication Publication Date Title
KR20010043936A (ko) 도체 페이스트, 세라믹 다층기판, 및 세라믹 다층기판의제조방법
JPS59124149A (ja) セラミツク回路基板の製造方法
JPH06334282A (ja) セラミック多層基板用グリーンシート
JPH02277279A (ja) 同時焼成セラミック回路基板
JPH02122598A (ja) セラミック多層配線基板とその製造方法
JPH0521958A (ja) 多層配線基板の積層体及びその製造方法
JPH0561799B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH02166793A (ja) 多層セラミック回路基板の製造方法
JPH01321692A (ja) セラミック多層基板の製造方法
JPH0680897B2 (ja) セラミツク銅多層配線基板の製造方法
JPH0561797B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0398208A (ja) 導電性ペースト
JPS57193051A (en) Multilayer circuit board
JPS59101896A (ja) セラミツク多層回路基板の製造法
JPS61292393A (ja) セラミック多層配線基板用酸化第二銅混練物
JPS6350048A (ja) セラミツク電子部品の製造方法
JPS63292692A (ja) 低温焼成多層セラミック基板の製造方法
JPH066046A (ja) セラミック多層配線基板
JPH0362033B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6029240B2 (ja) セラミック回路基板の製法
JPH0738259A (ja) 多層セラミック回路基板の製造方法及び多層セラミック回路基板
JPH02224296A (ja) セラミック多層配線基板
JPH03165089A (ja) 銅導体組成物とそれを用いた銅配線パターンの形成方法
JPS6237917B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6238877B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)