JPS59121388A - デ−タ・ストレ−ジ装置 - Google Patents
デ−タ・ストレ−ジ装置Info
- Publication number
- JPS59121388A JPS59121388A JP23008682A JP23008682A JPS59121388A JP S59121388 A JPS59121388 A JP S59121388A JP 23008682 A JP23008682 A JP 23008682A JP 23008682 A JP23008682 A JP 23008682A JP S59121388 A JPS59121388 A JP S59121388A
- Authority
- JP
- Japan
- Prior art keywords
- data
- shift register
- latch
- terminal
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Digital Computer Display Output (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23008682A JPS59121388A (ja) | 1982-12-28 | 1982-12-28 | デ−タ・ストレ−ジ装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23008682A JPS59121388A (ja) | 1982-12-28 | 1982-12-28 | デ−タ・ストレ−ジ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59121388A true JPS59121388A (ja) | 1984-07-13 |
JPS645317B2 JPS645317B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-01-30 |
Family
ID=16902327
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23008682A Granted JPS59121388A (ja) | 1982-12-28 | 1982-12-28 | デ−タ・ストレ−ジ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59121388A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1982
- 1982-12-28 JP JP23008682A patent/JPS59121388A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS645317B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1989-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6389961A (ja) | セマフォ回路 | |
EP0217479A2 (en) | Information processing unit | |
US5446859A (en) | Register addressing control circuit including a decoder and an index register | |
JPS59121388A (ja) | デ−タ・ストレ−ジ装置 | |
JPS60258602A (ja) | 動的事象選択回路網 | |
KR920003174B1 (ko) | 메모리 액세스 콘트롤러 | |
JPS5960488A (ja) | カラ−グラフイツクメモリのデ−タ書き込み装置 | |
US4583167A (en) | Procedure and apparatus for conveying external and output data to a processor system | |
JPS5941336B2 (ja) | バツフアメモリ装置 | |
JPH05324529A (ja) | データ転送装置及びデータ転送方法 | |
JPS6048828B2 (ja) | メモリアドレス方式 | |
JPS5987567A (ja) | 可変長デ−タ記憶制御方式 | |
JPH01297758A (ja) | マイクロコンピュータ間データ伝送方法 | |
JPS5917447B2 (ja) | デ−タチヤネル装置 | |
EP0264740A2 (en) | Time partitioned bus arrangement | |
JPS5835655A (ja) | メモリデバイス | |
JPS59174950A (ja) | 割込処理装置 | |
SU1005065A1 (ru) | Ассоциативный матричный процессор | |
JPS5936389A (ja) | 記憶装置 | |
JPH0778722B2 (ja) | レジスタファイル方式 | |
JPS5719856A (en) | Memory control system | |
JPH01128152A (ja) | シリアルi/o回路 | |
JPH04195895A (ja) | Icメモリ | |
JPS58182188A (ja) | スタテイツクランダムアクセスメモリ | |
JPS61224050A (ja) | メモリアクセス回路 |