JPS59111422A - 位相同期ル−プ回路 - Google Patents
位相同期ル−プ回路Info
- Publication number
- JPS59111422A JPS59111422A JP57221308A JP22130882A JPS59111422A JP S59111422 A JPS59111422 A JP S59111422A JP 57221308 A JP57221308 A JP 57221308A JP 22130882 A JP22130882 A JP 22130882A JP S59111422 A JPS59111422 A JP S59111422A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- phase
- circuit
- pulse signal
- phase difference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Optical Recording Or Reproduction (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57221308A JPS59111422A (ja) | 1982-12-17 | 1982-12-17 | 位相同期ル−プ回路 |
US06/563,259 US4580100A (en) | 1982-12-17 | 1983-12-19 | Phase locked loop clock recovery circuit for data reproducing apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57221308A JPS59111422A (ja) | 1982-12-17 | 1982-12-17 | 位相同期ル−プ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59111422A true JPS59111422A (ja) | 1984-06-27 |
JPH0317250B2 JPH0317250B2 (enrdf_load_stackoverflow) | 1991-03-07 |
Family
ID=16764755
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57221308A Granted JPS59111422A (ja) | 1982-12-17 | 1982-12-17 | 位相同期ル−プ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59111422A (enrdf_load_stackoverflow) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6177426A (ja) * | 1984-09-25 | 1986-04-21 | Sony Corp | 位相比較回路 |
JPS6346013A (ja) * | 1986-08-13 | 1988-02-26 | Sony Corp | フエ−ズロツクドル−プ回路 |
JPS6449177A (en) * | 1987-08-20 | 1989-02-23 | Pioneer Electronic Corp | Demodulating clock generating circuit for digital audio interface demodulating circuit |
JP2014168210A (ja) * | 2013-02-28 | 2014-09-11 | Fujitsu General Ltd | デジタル発振器及びデジタルpll回路 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5586217A (en) * | 1978-12-25 | 1980-06-28 | Nippon Kogaku Kk <Nikon> | Pll phase comparator |
-
1982
- 1982-12-17 JP JP57221308A patent/JPS59111422A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5586217A (en) * | 1978-12-25 | 1980-06-28 | Nippon Kogaku Kk <Nikon> | Pll phase comparator |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6177426A (ja) * | 1984-09-25 | 1986-04-21 | Sony Corp | 位相比較回路 |
JPS6346013A (ja) * | 1986-08-13 | 1988-02-26 | Sony Corp | フエ−ズロツクドル−プ回路 |
JPS6449177A (en) * | 1987-08-20 | 1989-02-23 | Pioneer Electronic Corp | Demodulating clock generating circuit for digital audio interface demodulating circuit |
JP2014168210A (ja) * | 2013-02-28 | 2014-09-11 | Fujitsu General Ltd | デジタル発振器及びデジタルpll回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH0317250B2 (enrdf_load_stackoverflow) | 1991-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5850827A (ja) | フェーズ・ロック・ループ回路 | |
JPS63287211A (ja) | デジタルpll回路 | |
JPS59111422A (ja) | 位相同期ル−プ回路 | |
JPH01211368A (ja) | ディスク演奏装置におけるスピンドルサーボ装置 | |
US4580100A (en) | Phase locked loop clock recovery circuit for data reproducing apparatus | |
JPH0249573B2 (enrdf_load_stackoverflow) | ||
JPH0434768A (ja) | クロツク抽出回路 | |
KR860001258B1 (ko) | 클럭 재생회로 | |
JPS63111724A (ja) | クロツク再生位相同期回路 | |
JPS59124012A (ja) | 同期信号再生回路 | |
JPS59152512A (ja) | デジタルデ−タ生成装置 | |
JPH0247653Y2 (enrdf_load_stackoverflow) | ||
JPS63111725A (ja) | クロツク再生位相同期回路 | |
JP3345456B2 (ja) | データ読取り装置 | |
JPH0211048B2 (enrdf_load_stackoverflow) | ||
JPS60182820A (ja) | フエイズロツクドル−プ回路 | |
JPS60195778A (ja) | デイジタル情報復調装置 | |
JP2966666B2 (ja) | 復調装置 | |
JPS6062241A (ja) | 位相制御回路 | |
JPS645782B2 (enrdf_load_stackoverflow) | ||
JPS6396778A (ja) | クロツク再生位相同期回路 | |
JPS59152513A (ja) | デジタルデ−タ生成装置 | |
JPS63177370A (ja) | デ−タストロ−ブ装置 | |
JPS59124014A (ja) | 位相比較器 | |
JPH0465470B2 (enrdf_load_stackoverflow) |