JPS5896327A - インタ−フエイス回路 - Google Patents
インタ−フエイス回路Info
- Publication number
- JPS5896327A JPS5896327A JP19540581A JP19540581A JPS5896327A JP S5896327 A JPS5896327 A JP S5896327A JP 19540581 A JP19540581 A JP 19540581A JP 19540581 A JP19540581 A JP 19540581A JP S5896327 A JPS5896327 A JP S5896327A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- gate
- register
- interface circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19540581A JPS5896327A (ja) | 1981-12-03 | 1981-12-03 | インタ−フエイス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19540581A JPS5896327A (ja) | 1981-12-03 | 1981-12-03 | インタ−フエイス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5896327A true JPS5896327A (ja) | 1983-06-08 |
| JPH0210978B2 JPH0210978B2 (enrdf_load_html_response) | 1990-03-12 |
Family
ID=16340559
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19540581A Granted JPS5896327A (ja) | 1981-12-03 | 1981-12-03 | インタ−フエイス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5896327A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0381783U (enrdf_load_html_response) * | 1989-12-12 | 1991-08-21 |
-
1981
- 1981-12-03 JP JP19540581A patent/JPS5896327A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0210978B2 (enrdf_load_html_response) | 1990-03-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR880009520A (ko) | 디지탈 데이타 메모리 시스템 | |
| JPS5923647A (ja) | 直列デ−タ信号の変換方法および変換回路 | |
| JP2641276B2 (ja) | ２段式同期装置 | |
| US6525980B1 (en) | High speed FIFO synchronous programmable full and empty flag generation | |
| JPS5896327A (ja) | インタ−フエイス回路 | |
| JP2625249B2 (ja) | フレーム検出回路 | |
| SU1672527A1 (ru) | Буферное запоминающее устройство | |
| JPH0411388Y2 (enrdf_load_html_response) | ||
| JPS63173432A (ja) | クロツク乗り換え回路 | |
| SU1660013A1 (ru) | Устройство для объединения множеств | |
| JP2615004B2 (ja) | 集積化順次アクセスメモリ回路 | |
| JPH02123444A (ja) | 情報発生／復旧仮保持回路 | |
| JPH03190332A (ja) | ジッタ吸収回路 | |
| JPS60221857A (ja) | マイクロプロセツサシステム | |
| JPS6248402B2 (enrdf_load_html_response) | ||
| JPS60135869U (ja) | インタリ−ブ用ｒａｍの読出し書込みパルス発生回路 | |
| JPS62209934A (ja) | フレ−ム同期装置 | |
| JPS57135496A (en) | P-rom compensating circuit | |
| JPH08153033A (ja) | データ転送回路 | |
| JPS61154330A (ja) | フレ−ム同期回路 | |
| JPS61280194A (ja) | 保持メモリ制御方式 | |
| JPS62255883A (ja) | ロジツクアナライザ | |
| JPH0282317A (ja) | バッファメモリのバイアス設定装置 | |
| JPH01254021A (ja) | 分周装置 | |
| JPH03211594A (ja) | パルス信号の極性検出／一定化回路 |