JPS5895447A - クロツク再生回路 - Google Patents

クロツク再生回路

Info

Publication number
JPS5895447A
JPS5895447A JP56192807A JP19280781A JPS5895447A JP S5895447 A JPS5895447 A JP S5895447A JP 56192807 A JP56192807 A JP 56192807A JP 19280781 A JP19280781 A JP 19280781A JP S5895447 A JPS5895447 A JP S5895447A
Authority
JP
Japan
Prior art keywords
circuit
signal
output
terminal
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56192807A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6319106B2 (enrdf_load_stackoverflow
Inventor
Shigeo Nakajima
繁雄 中島
Masahiro Morikura
正博 守倉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP56192807A priority Critical patent/JPS5895447A/ja
Publication of JPS5895447A publication Critical patent/JPS5895447A/ja
Publication of JPS6319106B2 publication Critical patent/JPS6319106B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP56192807A 1981-12-02 1981-12-02 クロツク再生回路 Granted JPS5895447A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56192807A JPS5895447A (ja) 1981-12-02 1981-12-02 クロツク再生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56192807A JPS5895447A (ja) 1981-12-02 1981-12-02 クロツク再生回路

Publications (2)

Publication Number Publication Date
JPS5895447A true JPS5895447A (ja) 1983-06-07
JPS6319106B2 JPS6319106B2 (enrdf_load_stackoverflow) 1988-04-21

Family

ID=16297310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56192807A Granted JPS5895447A (ja) 1981-12-02 1981-12-02 クロツク再生回路

Country Status (1)

Country Link
JP (1) JPS5895447A (enrdf_load_stackoverflow)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0735714A3 (de) * 1995-03-28 1998-05-20 Siemens Aktiengesellschaft Taktphasenrückgewinnung in digitalen Übertragungssystemen mit Zeitvielfachzugriff und Burstbetrieb
US7733987B2 (en) 2005-11-30 2010-06-08 Icom Incorporated Clock signal reproduction device and clock signal reproduction method
US8775707B2 (en) 2010-12-02 2014-07-08 Blackberry Limited Single wire bus system
EP2775654A1 (en) * 2013-03-04 2014-09-10 BlackBerry Limited Increased bandwidth encoding scheme and synchroniation using data edges
US9473876B2 (en) 2014-03-31 2016-10-18 Blackberry Limited Method and system for tunneling messages between two or more devices using different communication protocols
US9672177B2 (en) 2012-06-01 2017-06-06 Blackberry Limited Synchronization of electronic device with another electronic device on bus using synchronization field

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0735714A3 (de) * 1995-03-28 1998-05-20 Siemens Aktiengesellschaft Taktphasenrückgewinnung in digitalen Übertragungssystemen mit Zeitvielfachzugriff und Burstbetrieb
US7733987B2 (en) 2005-11-30 2010-06-08 Icom Incorporated Clock signal reproduction device and clock signal reproduction method
US8775707B2 (en) 2010-12-02 2014-07-08 Blackberry Limited Single wire bus system
US10007637B2 (en) 2010-12-02 2018-06-26 Blackberry Limited Single wire bus system
US9672177B2 (en) 2012-06-01 2017-06-06 Blackberry Limited Synchronization of electronic device with another electronic device on bus using synchronization field
EP2775654A1 (en) * 2013-03-04 2014-09-10 BlackBerry Limited Increased bandwidth encoding scheme and synchroniation using data edges
US9461812B2 (en) 2013-03-04 2016-10-04 Blackberry Limited Increased bandwidth encoding scheme
US9473876B2 (en) 2014-03-31 2016-10-18 Blackberry Limited Method and system for tunneling messages between two or more devices using different communication protocols

Also Published As

Publication number Publication date
JPS6319106B2 (enrdf_load_stackoverflow) 1988-04-21

Similar Documents

Publication Publication Date Title
JP2909740B2 (ja) 位相整合回路
US4280224A (en) Bit synchronizer with early and late gating
JPH0732389B2 (ja) クロツクジツタ抑圧回路
JPS5895447A (ja) クロツク再生回路
JP4340390B2 (ja) ディジタル形式の信号のサンプリング中にクロック再生する方法
JPS6249737A (ja) クロツク信号再生配置
EP0094956B1 (en) A method of bringing an oscillator into phase with an incoming signal and an apparatus for carrying out the method
JPH0142537B2 (enrdf_load_stackoverflow)
JPS6333738B2 (enrdf_load_stackoverflow)
JPH0644756B2 (ja) 同期クロツク発生回路
SU1753610A1 (ru) Устройство тактовой синхронизации
JPS5883435A (ja) パルス・スワロ−分周回路
JPS62279562A (ja) デ−タ抜取り方法及びデ−タ抜取り装置
JP2757714B2 (ja) フレームパルス生成回路
JP3197058B2 (ja) パルス計数装置
JPH0795051A (ja) ディジタルｐｌｌ回路
JPS5955690A (ja) バ−ストゲ−トパルス発生回路
JP2912680B2 (ja) デジタル位相同期装置
JPS58209252A (ja) 符号識別再生回路
JPH07101845B2 (ja) デジタルフェーズロックループ装置
JPS6012839A (ja) 信号復調装置
JPH05160722A (ja) ディジタル式周波数分周回路
JPS6384347A (ja) 位相検出信号発生回路
JPS6247235A (ja) 同期引込み装置
JPH0236631A (ja) ピット位相同期回路