JPS5873193A - 多層配線基板の製造方法 - Google Patents

多層配線基板の製造方法

Info

Publication number
JPS5873193A
JPS5873193A JP17141281A JP17141281A JPS5873193A JP S5873193 A JPS5873193 A JP S5873193A JP 17141281 A JP17141281 A JP 17141281A JP 17141281 A JP17141281 A JP 17141281A JP S5873193 A JPS5873193 A JP S5873193A
Authority
JP
Japan
Prior art keywords
wiring
wiring board
thick film
insulating layer
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17141281A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0227835B2 (enrdf_load_stackoverflow
Inventor
旻 村田
藤本　一之
亀井　常彰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP17141281A priority Critical patent/JPS5873193A/ja
Publication of JPS5873193A publication Critical patent/JPS5873193A/ja
Publication of JPH0227835B2 publication Critical patent/JPH0227835B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP17141281A 1981-10-28 1981-10-28 多層配線基板の製造方法 Granted JPS5873193A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17141281A JPS5873193A (ja) 1981-10-28 1981-10-28 多層配線基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17141281A JPS5873193A (ja) 1981-10-28 1981-10-28 多層配線基板の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP3105533A Division JPH0810792B2 (ja) 1991-05-10 1991-05-10 多層配線基板の製造方法

Publications (2)

Publication Number Publication Date
JPS5873193A true JPS5873193A (ja) 1983-05-02
JPH0227835B2 JPH0227835B2 (enrdf_load_stackoverflow) 1990-06-20

Family

ID=15922654

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17141281A Granted JPS5873193A (ja) 1981-10-28 1981-10-28 多層配線基板の製造方法

Country Status (1)

Country Link
JP (1) JPS5873193A (enrdf_load_stackoverflow)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6010698A (ja) * 1983-06-29 1985-01-19 日本電気株式会社 多層配線基板およびその製造方法
JPS60170294A (ja) * 1984-02-14 1985-09-03 日本電気株式会社 ピン付き多層配線基板の製造方法
JPS62119951A (ja) * 1985-11-19 1987-06-01 Nec Corp 多層配線基板
JPS63144598A (ja) * 1986-12-09 1988-06-16 日本電気株式会社 多層回路基板
JPS63169797A (ja) * 1987-01-07 1988-07-13 日本電気株式会社 混成集積回路装置
JPH01135056A (ja) * 1987-11-20 1989-05-26 Hitachi Ltd 半導体装置
JPH0319395A (ja) * 1989-06-16 1991-01-28 Hitachi Ltd 厚膜薄膜混成多層配線基板の製造方法
JPH0322588A (ja) * 1989-06-20 1991-01-30 Mitsubishi Materials Corp ピンレスグリッドアレイ型多層混成集積回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5328266A (en) * 1976-08-13 1978-03-16 Fujitsu Ltd Method of producing multilayer ceramic substrate

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5328266A (en) * 1976-08-13 1978-03-16 Fujitsu Ltd Method of producing multilayer ceramic substrate

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6010698A (ja) * 1983-06-29 1985-01-19 日本電気株式会社 多層配線基板およびその製造方法
JPS60170294A (ja) * 1984-02-14 1985-09-03 日本電気株式会社 ピン付き多層配線基板の製造方法
JPS62119951A (ja) * 1985-11-19 1987-06-01 Nec Corp 多層配線基板
JPS63144598A (ja) * 1986-12-09 1988-06-16 日本電気株式会社 多層回路基板
JPS63169797A (ja) * 1987-01-07 1988-07-13 日本電気株式会社 混成集積回路装置
JPH01135056A (ja) * 1987-11-20 1989-05-26 Hitachi Ltd 半導体装置
JPH0319395A (ja) * 1989-06-16 1991-01-28 Hitachi Ltd 厚膜薄膜混成多層配線基板の製造方法
JPH0322588A (ja) * 1989-06-20 1991-01-30 Mitsubishi Materials Corp ピンレスグリッドアレイ型多層混成集積回路

Also Published As

Publication number Publication date
JPH0227835B2 (enrdf_load_stackoverflow) 1990-06-20

Similar Documents

Publication Publication Date Title
US4665468A (en) Module having a ceramic multi-layer substrate and a multi-layer circuit thereupon, and process for manufacturing the same
JP2966972B2 (ja) 半導体チップキャリアとそれを実装したモジュール及びそれを組み込んだ電子機器
KR100271838B1 (ko) 평면재분배구조및그의제조방법
JP2996510B2 (ja) 電子回路基板
JP3359865B2 (ja) エレクトロニック相互接続構造及びそれを製造するための方法
CN114188300B (zh) 一种薄膜厚膜混合集成陶瓷基板及其制备方法
JPH0226392B2 (enrdf_load_stackoverflow)
JPH053159B2 (enrdf_load_stackoverflow)
JP3953122B2 (ja) 回路カード及びその製造方法
US20060243482A1 (en) Circuit board structure and method for fabricating the same
TW200411879A (en) Substrate with stacked via and fine circuit thereon, and method for fabricating the same
USRE44251E1 (en) Circuit board for mounting electronic parts
JPS5873193A (ja) 多層配線基板の製造方法
WO1991011025A1 (en) A method for manufacturing of mineature impedance matched interconnection patterns
JP2810143B2 (ja) 厚膜薄膜混成多層配線基板
JPH04226097A (ja) 多層配線基板の製造方法
JP3210740B2 (ja) 多層回路基板および電子モジュ−ルならびに電子装置
JP4637389B2 (ja) 多層配線基板の製造方法
US20250125298A1 (en) Chip package structure and manufacturing method thereof
JPH0433396A (ja) 空気層を有するセラミック多層プリント板
JPS60148191A (ja) 厚膜薄膜混成多層配線基板の製造方法
JP2656120B2 (ja) 集積回路用パッケージの製造方法
JP2002252465A (ja) 多層配線基板とその製造方法
JPS63307797A (ja) 多層配線基板およびその製造方法
JP3610156B2 (ja) 多層配線基板の製造方法