JPS5870594A - パタ−ン形成法 - Google Patents
パタ−ン形成法Info
- Publication number
- JPS5870594A JPS5870594A JP16933481A JP16933481A JPS5870594A JP S5870594 A JPS5870594 A JP S5870594A JP 16933481 A JP16933481 A JP 16933481A JP 16933481 A JP16933481 A JP 16933481A JP S5870594 A JPS5870594 A JP S5870594A
- Authority
- JP
- Japan
- Prior art keywords
- transparent conductive
- conductive film
- resist
- insulating film
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manufacturing Of Electric Cables (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16933481A JPS5870594A (ja) | 1981-10-21 | 1981-10-21 | パタ−ン形成法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16933481A JPS5870594A (ja) | 1981-10-21 | 1981-10-21 | パタ−ン形成法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5870594A true JPS5870594A (ja) | 1983-04-27 |
| JPS6259919B2 JPS6259919B2 (en, 2012) | 1987-12-14 |
Family
ID=15884620
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16933481A Granted JPS5870594A (ja) | 1981-10-21 | 1981-10-21 | パタ−ン形成法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5870594A (en, 2012) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0434989A (ja) * | 1990-05-31 | 1992-02-05 | Casio Comput Co Ltd | 両面配線基板の製造方法 |
| JP2008310551A (ja) * | 2007-06-14 | 2008-12-25 | Epson Imaging Devices Corp | 静電容量型入力装置 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01145652U (en, 2012) * | 1988-03-17 | 1989-10-06 |
-
1981
- 1981-10-21 JP JP16933481A patent/JPS5870594A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0434989A (ja) * | 1990-05-31 | 1992-02-05 | Casio Comput Co Ltd | 両面配線基板の製造方法 |
| JP2008310551A (ja) * | 2007-06-14 | 2008-12-25 | Epson Imaging Devices Corp | 静電容量型入力装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6259919B2 (en, 2012) | 1987-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6404615B1 (en) | Thin film capacitors | |
| JPS6350860B2 (en, 2012) | ||
| JP4711249B2 (ja) | 超伝導集積回路及びその作製方法 | |
| US4855252A (en) | Process for making self-aligned contacts | |
| US6211093B1 (en) | Laser ablative removal of photoresist | |
| JPS5870594A (ja) | パタ−ン形成法 | |
| JP3055176B2 (ja) | 絶縁層上にメタライゼーション層を設け同一マスクを使用して貫通孔を開ける方法 | |
| US20010002337A1 (en) | Semiconductor processing methods of forming openings to devices and substrates, exposing material from which photoresist cannot be substantially selectively removed, forming a series of conductive lines, and removing photoresist from substrates | |
| JP2991388B2 (ja) | 半導体装置の製造方法 | |
| JPS5831731B2 (ja) | 配線形成方法 | |
| JPH04330768A (ja) | 半導体装置の製造方法 | |
| JPH0536846A (ja) | 半導体装置の製造方法 | |
| JP2636753B2 (ja) | 半導体装置の製造方法 | |
| JPH07176694A (ja) | キャパシタの製造方法 | |
| JPS61203654A (ja) | 半導体装置及びその製造方法 | |
| JP2827256B2 (ja) | エッチバック平坦化方法 | |
| JPH10189901A5 (en, 2012) | ||
| JPS6015948A (ja) | 半導体装置の製造法 | |
| JPS6261334A (ja) | パタ−ンの形成方法 | |
| KR20010056831A (ko) | 반도체 소자의 앤티퓨즈 형성방법 | |
| JP3329148B2 (ja) | 配線形成方法 | |
| JPH06177255A (ja) | 半導体集積回路装置の製造方法 | |
| JPS61183943A (ja) | 電極配線法 | |
| JPS60227440A (ja) | 半導体装置の製造方法 | |
| JPH06181322A (ja) | 誘電体ベーストランジスタ及びその製造方法 |