JPS5852747A - 加減算回路 - Google Patents

加減算回路

Info

Publication number
JPS5852747A
JPS5852747A JP15170681A JP15170681A JPS5852747A JP S5852747 A JPS5852747 A JP S5852747A JP 15170681 A JP15170681 A JP 15170681A JP 15170681 A JP15170681 A JP 15170681A JP S5852747 A JPS5852747 A JP S5852747A
Authority
JP
Japan
Prior art keywords
register
absolute value
sign
borrow
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15170681A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0225538B2 (enrdf_load_stackoverflow
Inventor
Masaharu Taki
滝　正晴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP15170681A priority Critical patent/JPS5852747A/ja
Publication of JPS5852747A publication Critical patent/JPS5852747A/ja
Publication of JPH0225538B2 publication Critical patent/JPH0225538B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP15170681A 1981-09-25 1981-09-25 加減算回路 Granted JPS5852747A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15170681A JPS5852747A (ja) 1981-09-25 1981-09-25 加減算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15170681A JPS5852747A (ja) 1981-09-25 1981-09-25 加減算回路

Publications (2)

Publication Number Publication Date
JPS5852747A true JPS5852747A (ja) 1983-03-29
JPH0225538B2 JPH0225538B2 (enrdf_load_stackoverflow) 1990-06-04

Family

ID=15524482

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15170681A Granted JPS5852747A (ja) 1981-09-25 1981-09-25 加減算回路

Country Status (1)

Country Link
JP (1) JPS5852747A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5930143A (ja) * 1982-08-11 1984-02-17 Hitachi Ltd 演算処理方式
JPS62212080A (ja) * 1986-03-12 1987-09-18 Kawasaki Steel Corp フラツシユバツト溶接機の制御装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5647841A (en) * 1979-09-22 1981-04-30 Kokusai Denshin Denwa Co Ltd <Kdd> Pcm signal operation system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5647841A (en) * 1979-09-22 1981-04-30 Kokusai Denshin Denwa Co Ltd <Kdd> Pcm signal operation system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5930143A (ja) * 1982-08-11 1984-02-17 Hitachi Ltd 演算処理方式
JPS62212080A (ja) * 1986-03-12 1987-09-18 Kawasaki Steel Corp フラツシユバツト溶接機の制御装置

Also Published As

Publication number Publication date
JPH0225538B2 (enrdf_load_stackoverflow) 1990-06-04

Similar Documents

Publication Publication Date Title
US4172288A (en) Binary or BCD adder with precorrected result
JPS63245518A (ja) 除算演算装置
US4677582A (en) Operation processing apparatus
JPS6125245A (ja) 丸め処理回路
JPS5852747A (ja) 加減算回路
JPH03135627A (ja) ファジイ演算装置
US3937941A (en) Method and apparatus for packed BCD sign arithmetic employing a two&#39;s complement binary adder
JPS5864000A (ja) 波形合成回路
JPS59184944A (ja) 丸め演算方式
JPS6188334A (ja) 除算回路
JPS61138334A (ja) １０進演算処理装置
JPH0330170B2 (enrdf_load_stackoverflow)
JPS60140427A (ja) １０進加減算方式
JP2575856B2 (ja) 演算回路
JP3110072B2 (ja) 事前正規化回路
JPH0316650B2 (enrdf_load_stackoverflow)
JPH0281133A (ja) アドレス生成機構
JPS5985539A (ja) 除算処理装置
JPS63310022A (ja) 演算処理装置
JPS6118219B2 (enrdf_load_stackoverflow)
JPS5944656B2 (ja) デイジタル微分解析機の積分方式
JPS63278141A (ja) 除算回路
JPS62269250A (ja) アドレス変換回路
JPH02171828A (ja) 演算装置及び演算処理方法
JPH02252021A (ja) シフト演算方式および演算器