JPS583173A - 多重動作メモリ方式 - Google Patents

多重動作メモリ方式

Info

Publication number
JPS583173A
JPS583173A JP10200481A JP10200481A JPS583173A JP S583173 A JPS583173 A JP S583173A JP 10200481 A JP10200481 A JP 10200481A JP 10200481 A JP10200481 A JP 10200481A JP S583173 A JPS583173 A JP S583173A
Authority
JP
Japan
Prior art keywords
memory
memory block
selection
output
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10200481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6135625B2 (enExample
Inventor
Tadao Katazuki
忠夫 堅月
Takeshi Tanaka
猛 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10200481A priority Critical patent/JPS583173A/ja
Publication of JPS583173A publication Critical patent/JPS583173A/ja
Publication of JPS6135625B2 publication Critical patent/JPS6135625B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
JP10200481A 1981-06-30 1981-06-30 多重動作メモリ方式 Granted JPS583173A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10200481A JPS583173A (ja) 1981-06-30 1981-06-30 多重動作メモリ方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10200481A JPS583173A (ja) 1981-06-30 1981-06-30 多重動作メモリ方式

Publications (2)

Publication Number Publication Date
JPS583173A true JPS583173A (ja) 1983-01-08
JPS6135625B2 JPS6135625B2 (enExample) 1986-08-14

Family

ID=14315635

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10200481A Granted JPS583173A (ja) 1981-06-30 1981-06-30 多重動作メモリ方式

Country Status (1)

Country Link
JP (1) JPS583173A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143359A (ja) * 1984-08-08 1986-03-01 Agency Of Ind Science & Technol メモリアクセス方式

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0229621U (enExample) * 1988-08-10 1990-02-26

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143359A (ja) * 1984-08-08 1986-03-01 Agency Of Ind Science & Technol メモリアクセス方式

Also Published As

Publication number Publication date
JPS6135625B2 (enExample) 1986-08-14

Similar Documents

Publication Publication Date Title
EP0149451B1 (en) Apparatus and method for reconfiguring a memory in a data processing system
DE3887324T2 (de) Speicheranordnung.
US5226134A (en) Data processing system including a memory controller for direct or interleave memory accessing
AU623457B2 (en) Increasing options in locating rom in computer memory space
US4870572A (en) Multi-processor system
US5687379A (en) Method and apparatus for preventing unauthorized access to peripheral devices
KR950704741A (ko) 윈도우잉 동작용으로 설계된 프레임 버퍼 시스템(frame buffer system designed for windowing operations)
US4752915A (en) Two dimensionally addressable memory apparatus with bank switching
US4740911A (en) Dynamically controlled interleaving
US4048671A (en) Address match for data processing system with virtual addressing
JPS583173A (ja) 多重動作メモリ方式
US5708839A (en) Method and apparatus for providing bus protocol simulation
US5748922A (en) Method and apparatus for reading data from a write only port
US4404629A (en) Data processing system with latch for sharing instruction fields
JP2814543B2 (ja) 信号選択伝送回路とそのタスク処理方法
KR0167169B1 (ko) 데이타 송수신장치
GB2161001A (en) Distributed microcode address for computer
JPS59214977A (ja) デ−タ処理装置
KR950000355B1 (ko) 그래픽 전용 제어 회로
SU1256036A1 (ru) Микропрограммный мультиплексный канал
JP2590704B2 (ja) 並列プロセッサｌｓｉ
SU375643A1 (ru) Цифровое вычислительное устройство для обработки учетных данных
JPS582963A (ja) メモリ方式
JPH08249233A (ja) データ処理装置
JPS5525153A (en) Information processing system