JPS582493B2 - デイジタルイソウドウキカイロ - Google Patents
デイジタルイソウドウキカイロInfo
- Publication number
- JPS582493B2 JPS582493B2 JP50006811A JP681175A JPS582493B2 JP S582493 B2 JPS582493 B2 JP S582493B2 JP 50006811 A JP50006811 A JP 50006811A JP 681175 A JP681175 A JP 681175A JP S582493 B2 JPS582493 B2 JP S582493B2
- Authority
- JP
- Japan
- Prior art keywords
- counter
- circuit
- output
- phase
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 8
- 230000001360 synchronised effect Effects 0.000 description 7
- 238000003491 array Methods 0.000 description 5
- 230000010354 integration Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000004720 fertilization Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50006811A JPS582493B2 (ja) | 1975-01-14 | 1975-01-14 | デイジタルイソウドウキカイロ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP50006811A JPS582493B2 (ja) | 1975-01-14 | 1975-01-14 | デイジタルイソウドウキカイロ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5181544A JPS5181544A (en:Method) | 1976-07-16 |
| JPS582493B2 true JPS582493B2 (ja) | 1983-01-17 |
Family
ID=11648569
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP50006811A Expired JPS582493B2 (ja) | 1975-01-14 | 1975-01-14 | デイジタルイソウドウキカイロ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS582493B2 (en:Method) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61150594U (en:Method) * | 1984-11-29 | 1986-09-17 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2554705B2 (ja) * | 1988-04-25 | 1996-11-13 | 三菱電機株式会社 | 位相同期回路 |
-
1975
- 1975-01-14 JP JP50006811A patent/JPS582493B2/ja not_active Expired
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61150594U (en:Method) * | 1984-11-29 | 1986-09-17 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5181544A (en:Method) | 1976-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4669099A (en) | Digital frequency multiplier | |
| US4242639A (en) | Digital phase lock circuit | |
| US4984254A (en) | Frequency counter | |
| JPS5539490A (en) | Phase synchronizing signal generator circuit | |
| CA1104663A (en) | Digital frequency-lock circuit | |
| US4974234A (en) | Method of and circuit for the measurement of jitter modulation of zero-related digital signals | |
| GB2241397A (en) | Circuit for generating a signal coupled to a reference signal | |
| JPS6128258A (ja) | Fsk復調回路 | |
| JPS582493B2 (ja) | デイジタルイソウドウキカイロ | |
| US4494243A (en) | Frequency divider presettable to fractional divisors | |
| JP3649874B2 (ja) | 分周回路 | |
| JPS5895447A (ja) | クロツク再生回路 | |
| GB2030745A (en) | Digital frequency quadrupler | |
| JP2615589B2 (ja) | 同期式発振回路 | |
| JP3053008B2 (ja) | 信号生成方法および装置、電圧生成方法および装置 | |
| JPH042216A (ja) | 周波数変換回路 | |
| JPH0749865Y2 (ja) | パルス周波数逓倍回路 | |
| SU1287029A1 (ru) | Устройство дл измерени частотных параметров электрических сигналов | |
| SU822348A1 (ru) | Преобразователь код-временной интервал | |
| SU921097A1 (ru) | Делитель частоты с переменным коэффициентом делени | |
| JP2865673B2 (ja) | ディジタル位相同期回路 | |
| SU1075431A1 (ru) | Устройство фазировани бинарного сигнала | |
| SU1356240A2 (ru) | Устройство дл контрол достоверности передачи информации квазитроичным кодом | |
| JPS5950139B2 (ja) | 頻度計数回路 | |
| SU661813A1 (ru) | Перестраивающий делитель частоты |