JPS5821295B2 - 電子計算機 - Google Patents

電子計算機

Info

Publication number
JPS5821295B2
JPS5821295B2 JP51156947A JP15694776A JPS5821295B2 JP S5821295 B2 JPS5821295 B2 JP S5821295B2 JP 51156947 A JP51156947 A JP 51156947A JP 15694776 A JP15694776 A JP 15694776A JP S5821295 B2 JPS5821295 B2 JP S5821295B2
Authority
JP
Japan
Prior art keywords
address
match
register
address match
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP51156947A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5380923A (en
Inventor
正 林
幸郎 白男川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP51156947A priority Critical patent/JPS5821295B2/ja
Publication of JPS5380923A publication Critical patent/JPS5380923A/ja
Publication of JPS5821295B2 publication Critical patent/JPS5821295B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
JP51156947A 1976-12-25 1976-12-25 電子計算機 Expired JPS5821295B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP51156947A JPS5821295B2 (ja) 1976-12-25 1976-12-25 電子計算機

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP51156947A JPS5821295B2 (ja) 1976-12-25 1976-12-25 電子計算機

Publications (2)

Publication Number Publication Date
JPS5380923A JPS5380923A (en) 1978-07-17
JPS5821295B2 true JPS5821295B2 (ja) 1983-04-28

Family

ID=15638808

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51156947A Expired JPS5821295B2 (ja) 1976-12-25 1976-12-25 電子計算機

Country Status (1)

Country Link
JP (1) JPS5821295B2 (fr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51147144A (en) * 1975-06-13 1976-12-17 Hitachi Ltd Information processor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5138266Y2 (fr) * 1971-05-11 1976-09-18

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51147144A (en) * 1975-06-13 1976-12-17 Hitachi Ltd Information processor

Also Published As

Publication number Publication date
JPS5380923A (en) 1978-07-17

Similar Documents

Publication Publication Date Title
US11609874B2 (en) System-on-chips and methods of controlling reset of system-on-chips
US20020091494A1 (en) Debug device
US5954813A (en) Data processor with transparent operation during a background mode and method therefor
US5363502A (en) Hot stand-by method and computer system for implementing hot stand-by method
JPH02224140A (ja) 割込試験装置
JPS62179033A (ja) 集積回路マイクロプロセツサ
JPS5821295B2 (ja) 電子計算機
JPS5821296B2 (ja) 電子計算機
JPH08171504A (ja) エミュレ−ション装置
JPH1040130A (ja) マイクロコンピュータ
JPS59123933A (ja) アドレス比較方式
JPH05204775A (ja) ローカルメモリ診断装置
JP3220060B2 (ja) メモリの試験方式
JP2817675B2 (ja) プログラム・デバッグ装置
JPS5834856B2 (ja) キオクセイギヨソウチ
JPS59163653A (ja) デバツグ装置
JP3019336B2 (ja) マイクロプロセッサ開発支援装置
JPS59165158A (ja) デバツグ装置
JPH0215353A (ja) 特定アドレス時異常設定方式
JPH0635760A (ja) トレース機能付バッファ装置
JPH042974B2 (fr)
JPH04330549A (ja) 制御装置
JPS6091458A (ja) マイクロプロセツサのプログラムデバツグ装置
JPH02291031A (ja) マイクロコンピュータ開発支援装置
JP2001273167A (ja) ハードウエアブレーク回路