JPS58185098A - メモリバツクアツプ方式 - Google Patents

メモリバツクアツプ方式

Info

Publication number
JPS58185098A
JPS58185098A JP57068201A JP6820182A JPS58185098A JP S58185098 A JPS58185098 A JP S58185098A JP 57068201 A JP57068201 A JP 57068201A JP 6820182 A JP6820182 A JP 6820182A JP S58185098 A JPS58185098 A JP S58185098A
Authority
JP
Japan
Prior art keywords
memory
reading
backup
enable signal
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57068201A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6230662B2 (enExample
Inventor
Eizo Fujisaki
藤崎 栄三
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57068201A priority Critical patent/JPS58185098A/ja
Publication of JPS58185098A publication Critical patent/JPS58185098A/ja
Publication of JPS6230662B2 publication Critical patent/JPS6230662B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/74Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
JP57068201A 1982-04-23 1982-04-23 メモリバツクアツプ方式 Granted JPS58185098A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57068201A JPS58185098A (ja) 1982-04-23 1982-04-23 メモリバツクアツプ方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57068201A JPS58185098A (ja) 1982-04-23 1982-04-23 メモリバツクアツプ方式

Publications (2)

Publication Number Publication Date
JPS58185098A true JPS58185098A (ja) 1983-10-28
JPS6230662B2 JPS6230662B2 (enExample) 1987-07-03

Family

ID=13366937

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57068201A Granted JPS58185098A (ja) 1982-04-23 1982-04-23 メモリバツクアツプ方式

Country Status (1)

Country Link
JP (1) JPS58185098A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02163849A (ja) * 1988-12-16 1990-06-25 Nec Corp 自動メモリバツクアツプ回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02163849A (ja) * 1988-12-16 1990-06-25 Nec Corp 自動メモリバツクアツプ回路

Also Published As

Publication number Publication date
JPS6230662B2 (enExample) 1987-07-03

Similar Documents

Publication Publication Date Title
JPH01138694A (ja) メモリ装置
JPS5995660A (ja) デ−タ処理装置
JPS58185098A (ja) メモリバツクアツプ方式
JPS54139331A (en) Recording and reproducing system of zooming picture
JP2870493B2 (ja) メモリアドレス管理装置
JPS6040120B2 (ja) 半導体記憶装置
JP2850366B2 (ja) バッファメモリ回路
JP3018431B2 (ja) 半導体メモリ用オンチップテスト方式
JPS58155597A (ja) 半導体メモリの書き込み制御方式
JPS5658114A (en) Data delaying device
JP2976991B2 (ja) 画像データの高速抽出装置
JP2797836B2 (ja) ダブルバッファメモリ方式
JPS61246848A (ja) 動作履歴記憶回路
JPS6042547B2 (ja) 半導体記憶装置
JPS54145444A (en) Control system of buffer memory
SU1582202A1 (ru) Устройство дл поиска информации на ленточном носителе записи
JPH027284A (ja) 集積回路
JPS6084632A (ja) デイスク制御装置
JPS61241851A (ja) 読出し回路
JPH0237035B2 (enExample)
JPH04319597A (ja) 記憶回路のための初期化設定回路
JPS5923040B2 (ja) 記憶内容一致方式
JPS60235259A (ja) 記憶装置システム
JPH04243086A (ja) 記憶装置
KR850700176A (ko) 디스크 재생장치