US3815096A - Stacking store having overflow indication for the transmission of data in the chronological order of their appearance - Google Patents

Stacking store having overflow indication for the transmission of data in the chronological order of their appearance Download PDF

Info

Publication number
US3815096A
US3815096A US00259412A US25941272A US3815096A US 3815096 A US3815096 A US 3815096A US 00259412 A US00259412 A US 00259412A US 25941272 A US25941272 A US 25941272A US 3815096 A US3815096 A US 3815096A
Authority
US
United States
Prior art keywords
output
input
logic
store
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US00259412A
Inventor
R Nahon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jeumont Schneider SA
Original Assignee
Jeumont Schneider SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jeumont Schneider SA filed Critical Jeumont Schneider SA
Application granted granted Critical
Publication of US3815096A publication Critical patent/US3815096A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register

Definitions

  • ABSTRACT A stacking store having overflow indication and of use for the transmission of binary data in the chronological order of their input (write-in).
  • the stacking store is characterized in that it comprises store circuits, at first and second auxiliary circuit and a clock.
  • the store circuits are equal to the number of bits in the data to be transmitted and each store circuit comprises: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and [451 June 4, 1974 one output, viz. a first gate whose first input receives the input bit corresponding to the store circuit and whose other input receives a logic type signal permitting write-in into the store, such signal being called irst logic signal" hereinafter, a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate.
  • the first auxiliary circuit comprises a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (1), one of the latter inputs receiving a logic control signal called the "second logic signal" and serving to erase from the store the information output thereby.
  • the other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called overflow bit and the other input receiving the first logic signal, the second of the latter gates having an input receiving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the last-mentioned output possible saturation of the store.
  • the second auxiliary circuit comprises a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the last-mentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called marking bit" and forming the output of the second auxiliary circuit.
  • the clock pulse generator triggers the stepping-on of the data towards the store output in all the shift-register set forth previously.
  • This invention relates to a stacking store adapted to receive a binary data item and simultaneously to stepon previously stored data towards the store output without impairing the chronological order of their write-in.
  • the stored data can be moved on towards the store output in consecutive shifts so that the oldest data item is the first one available at the outputs of the stacking store.
  • a feature of a store of this kind is its association with two logic type control signals two first acting on the routing or gating of the input or write-in bits so as to permit or inhibit write-in, and the second for erasing the data item removed from the store and with two extra bits, namely an overflow (saturation) bit and a marking bit.
  • the overflow bit which serves to detect saturation of the store, may or may not accompany the data item presented to the read-out facility connected to the store outputs and is prepared by logic gates and a delay circuit controlled from the first logic type control signal and from the marking bit, which accompanies the written-in data item.
  • Data output rate is adapted to the reading rate of the readout facility, but the write-in rate can be as required.
  • each store circuit comprising: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and one output, viz. a first gate whose first input receives the input bit corresponding to the store circuit and whose other input receives a logic type signal permitting write-in into the store, such signal being called first logic signal hereinafter.
  • a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate, the second input of the latter gate receiving the complement of the first logic signal, the output of each store circuit being the output of its register;
  • a first auxiliary circuit comprising a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in l one of the latter inputs receiving a logical control signal called the second logic signal" and serving to erase from the store the information output thereby, the other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called overflow bit" and the other input receiving the first logic signal, the second of the latter gates having an input re DCving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the last-mentioned output indicationg possible saturation of the store;
  • a second auxiliary circuit comprising a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the lastmentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal which the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output de livering an auxiliary bit called "marking bit and forming the output of the second auxiliary circuit;
  • the store according to the invention comprises a number of inputs visible on the left-hand side of the framing and referred to by the letter E followed by an index and a number of outputs visible on the right-hand side of the framing and referred to by the letter S followed by an index there being one more output than there are inputs.
  • Associated with the store are two logic control signals C,, C for which the inputs are at the bottom of the framing, C, being a store write-in permission signal and C, being an erase signal for data withdrawn from the store.
  • the system is composed exclusively of known shift registers and two-input NAND elements.
  • Data for storage is first encoded in binary form by means of y bits associated with the logic inputs E,, E E E, respectively and with the logic outputs 8,, S S S, respectively.
  • An extra bit of rank y+l is applied to input E associated with which is an output S
  • the function of the overflow bit is to detect saturation of the store.
  • a further output S is provided for a marking bit whose function will be described hereinafter.
  • Also associated with the store is a clock pulse generator.
  • a store or memory circuit Disposed between each input E, E, and the corresponding output S, S, is a store or memory circuit comprise 11 stage shift register R,, R R,, and e.g., NAND routing gates 2-4.
  • R 11 stage shift register
  • R R e.g., NAND routing gates 2-4.
  • NAND routing gates 2-4 e.g., NAND routing gates 2-4.
  • the drawing shows only the store circuits for the end bits E, and E,,; to simplify the diagram the store circuits for the other intermediate bits are indicated merely by chain lines.
  • Each stage of shift register R, R has two inputs A, B which are connected to one another and to an output 0, and each stage has z addresses.
  • Store capacity is therefore nz items.
  • the inputs A, B of the first stage R are connected to the output of the NAND circuit 2 having two inputs C, D.
  • lnput D is connected to the output of a second NAND circuit 3 having two inputs E, F.
  • Input E receives the corresponding bit of the data item, and item F receives a logic control signal C,.
  • Output of the nth stage R is connected to an input G of a NAND circuit 4 whose second input H receives the logical signal C, and whose output I is connected to the second input C of circuit 2; output 0 of the nth stage delivers the output signal having the reference S plus the index corresponding to the particular bit concerned.
  • a signal C is provided by a NAND circuit 5 whose two inputs are connected to the input for the signal C
  • the two extra output signals S,,,, and S are provided from two complementary circuits each comprising: a 11 stage shift register (identical to the shift registers herei R whose stages are in series with one another just like the stages at shift register R, to R" except that the inputs X, Y of the first stages R',, R", are energized separately; and NAND circuits.
  • Inputs Y of the stages R, and R receive the logic control signal C Input X of stage R, is connected to the output of a NAND circuit 7 whose input N is connected to the output of a NAND circuit 9 having two inputs R and P, input R receiving the signal C, and input P receiving the overflow bit Ey+ Input T of circuit 7 is connected to the output of a NAND circuit l0 whose input U receives the signal C, and whose input V receives the output signal S of the nth stage R',,.
  • Input X of stage R is connected to the output of a NAND ci uit 6 having two inputs 1.
  • K, input J receiving signal C, and input K being connected to the output of a NAND circuit 8 having one input L receiving signal C, and the other input M receiving the output signal S of the nth stage R",,.
  • Each stage of the store receives a clock pulse from the clock pulse generator.
  • the shift registers R, R, R" are so devised that if either of the two inputs A, B or X. Y receives a logic signal in the 0 state, the output logic signal is in the 0 stage after 1 clock signal or pulses, and when both inputs receive l signals, the output logic signal is l.
  • the stacking store has two possible forms of operation either direct access of the data to inputs E, to E, or looping the outputs S, to 8,, back to the respective inputs E, to E by means of the NAND circuits 4 i.e., stored data can be derived either directly from the inputs E or from the corresponding outputs S. Both possibilities start from the signal C, which acts on the NAND circuits 3,4.
  • Each binary bit is converted into a signal for entering the first stage R, of shift register by means of the NAND circuits 3, 2', a check can be made for each of the y bits of the data that the logic state of the A B inputs is the same as the logic state of the input E of the bit considered if the signal C, is in the 1 state and that, conversely, if the signal C, is in the 0 state, the logic state of the A B inputs is the same as the logic state of the output S of the bit concerned.
  • An input or write-in of a data in the store occurs in a phase when signal C, is in the 1 state the write-in permission phase.
  • the data at inputs A and B of registers R are the data of inputs E; also, the erase signal C, is in the I state.
  • the item present at input X of stage R is the bit of rank y+l and the item at input X of stage R", is signal C, which is in the 1 state.
  • a write-in occurs only if the bit of rank ⁇ +2 is in the 0 state, denoting that the store is unsaturated. Write-in then takes place, giving rise to a clock pulse.
  • the written-in information therefore consists of y+2 i.e., y actual data bits plus the overflow bit for the input E and the l-state marking bit.
  • the clock pulses shift the data written-in previously.
  • Reading-out can occur only in the phase when the signal C, is in the 0 state or read-out permission state i.e., in the phase when fresh data cannot be written in.
  • the data at the A B inputs of the stages R are those of the corresponding outputs S. lt can also be confirmed that the data at the X inputs of the stages R, and R", are the same as the data from the outputs 8, and S respectively.
  • the clock is made to produce consecutive shifts until the marking bit at output S changes over from 0 to 1, whereupon the oldest data item in the store is available at outputs S, S,,,, accompanied by the overflow bit S and the marking bit S
  • the data remaining in the store are looped back to the inputs as follows: First, signal C changes over from the I state to the 0 state, whereafter a clock pulse occurs. The data item available at the outputs and already read by the readout facility is looped back to the store input.
  • the item returned to store has bits of rank v+l (overflow bit) and y+2 (marking bit) in the 0 state i.e., that particular item will not be considered in a subsequent readout.
  • the control signal C then returns to the l state, whereafter clock pulses occur to loop the other stored data back to the store input but without erasing their marking bit. Looping-back operations continue as long as the bit of output S remains in the I state. When it becomes 0, looping-back ceases, the clock pulses stopping.
  • the store is therefore in the state previous to the start of the read-out phase, but the read-out item has been erased and the remaining operative data are stored in read-in order on the input side of the store.
  • the store according to the invention is of use for some aspects of data transmission.
  • a stacking store having overflow indication and of use for the transmission of binary data in the chronological order of their input (write-in), characterized in that it comprises:
  • each store circuit comprising: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and one output, viz. a first gate whose first input receives the input bit corresponding to output store circuit and whose other input receives a logic type signal permitting write-in into the store.
  • signal being called first logic signal" hereinafter
  • a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate.
  • the second input of the latter gate receiving the complement of the first logic signal.
  • a first auxiliary circuit comprising a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (I), one of the latter inputs receiving a logic control signal called the second logic signal" and serving to erase from the store the information output thereby, to other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output.
  • the first of the latter gates having an input receiving an auxiliary bit called overflow bit" and the other input receiving the first logic signal.
  • the second of the latter gates having an input receiving the complement of the first logic signal.
  • the other input being connected to the output ofthe previous register which thus forms the output of the first auxiliary circuit. the logic state of the lastmentioned output indicating possible saturation of the store;
  • a second auxiliary circuit comprising a n stage shift register identical to the shift register of the first auxiliary circuit.
  • the first input of the first stage receiving the second logic signal while the second input of the last-mentioned stage is connected to the output ofa logic gate having two inputs. one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called marking bit" and forming the output of the second auxiliary circuit; and

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Logic Circuits (AREA)

Abstract

A stacking store having overflow indication and of use for the transmission of binary data in the chronological order of their input (write-in). The stacking store is characterized in that it comprises store circuits, a first and second auxiliary circuit and a clock. The store circuits are equal to the number of bits in the data to be transmitted and each store circuit comprises: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and one output, viz. a first gate whose first input receives the input bit corresponding to the store circuit and whose other input receives a logic type signal permitting write-in into the store, such signal being called ''''first logic signal'''' hereinafter, a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate, the second input of the latter gate receiving the complement of the first logic signal, the output of each store circuit being the output of its register. The first auxiliary circuit comprises a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (1), one of the latter inputs receiving a logic control signal called the ''''second logic signal'''' and serving to erase from the store the information output thereby, the other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called ''''overflow bit'''' and the other input receiving the first logic signal, the second of the latter gates having an input receiving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the last-mentioned output possible saturation of the store. The second auxiliary circuit comprises a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the last-mentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called ''''marking bit'''' and forming the output of the second auxiliary circuit. The clock pulse generator triggers the stepping-on of the data towards the store output in all the shift-register set forth previously.

Description

United States Patent [191 Nahon Roland Sylvain Nahon, 36 rue du General Delestraint, Paris, France [75] Inventor:
[73] Assignee: Jeumont-Schneider, Paris, France [22] Filed: June 5, 1972 [21] Appl. No.: 259,412
[30] Foreign Application Priority Data June 7, 1971 France 7120442 [521 US. Cl. 340/1725 [51] Int. Cl Gllc 19/00 [58] Field of Search 340/1725 [56] References Cited UNITED STATES PATENTS 3.234,524 2/1966 Roth 340/1725 3,274,566 9/1966 McGrogun. Jr.. 340/1725 3.351.917 11/1967 Shimahujuro 340/1725 3,388,383 6/1968 Shivdasani et a1. 340/1725 3,504,353 3/1970 Guzak, Jr i 340/1725 3,540,004 1 1/1970 Hansen i 340/1725 3,571,808 2/1971 Washizuka. 340/1725 3,585,604 6/1971 Lloyd i i 340/1725 3.6231120 11/1971 Mao 340/1725 3,646,526 2/1972 Fagan et a1. 340/1725 3,651,481 3/1972 Evans et a1. H 340/1725 Primur ExaminerPaul .1. Henon Assistant Examiner-Paul R. Woods Attorney, Agent, or Firm-Raymond A. Robic 1571 ABSTRACT A stacking store having overflow indication and of use for the transmission of binary data in the chronological order of their input (write-in). The stacking store is characterized in that it comprises store circuits, at first and second auxiliary circuit and a clock. The store circuits are equal to the number of bits in the data to be transmitted and each store circuit comprises: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and [451 June 4, 1974 one output, viz. a first gate whose first input receives the input bit corresponding to the store circuit and whose other input receives a logic type signal permitting write-in into the store, such signal being called irst logic signal" hereinafter, a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate. the second input of the latter gate receiving the complement of the first logic signal, the output of each store circuit being the output of its register. The first auxiliary circuit comprises a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (1), one of the latter inputs receiving a logic control signal called the "second logic signal" and serving to erase from the store the information output thereby. the other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called overflow bit and the other input receiving the first logic signal, the second of the latter gates having an input receiving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the last-mentioned output possible saturation of the store. The second auxiliary circuit comprises a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the last-mentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called marking bit" and forming the output of the second auxiliary circuit. The clock pulse generator triggers the stepping-on of the data towards the store output in all the shift-register set forth previously.
1 Claim, 1 Drawing Figure STACKING STORE HAVING OVERFLOW INDICATION FOR THE TRANSMISSION OF DATA IN THE CHRONOLOGICAL ORDER OF THEIR APPEARANCE ln data transmission where it is required more particularly to process the transmitted date at a rate independent of the rate of the read-out facility, which processes the date on a time priority basis, stacking memories or stores are used which store the data in the chronological order of their appearance.
This invention relates to a stacking store adapted to receive a binary data item and simultaneously to stepon previously stored data towards the store output without impairing the chronological order of their write-in. By action on a controlling clock signal or pulse, the stored data can be moved on towards the store output in consecutive shifts so that the oldest data item is the first one available at the outputs of the stacking store.
A feature of a store of this kind is its association with two logic type control signals two first acting on the routing or gating of the input or write-in bits so as to permit or inhibit write-in, and the second for erasing the data item removed from the store and with two extra bits, namely an overflow (saturation) bit and a marking bit. The overflow bit, which serves to detect saturation of the store, may or may not accompany the data item presented to the read-out facility connected to the store outputs and is prepared by logic gates and a delay circuit controlled from the first logic type control signal and from the marking bit, which accompanies the written-in data item.
Data output rate is adapted to the reading rate of the readout facility, but the write-in rate can be as required.
The stacking store according to the invention is characterized in that it comprises:
I. store circuits to the number of bits in the data to be transmitted, each store circuit comprising: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and one output, viz. a first gate whose first input receives the input bit corresponding to the store circuit and whose other input receives a logic type signal permitting write-in into the store, such signal being called first logic signal hereinafter. a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate, the second input of the latter gate receiving the complement of the first logic signal, the output of each store circuit being the output of its register;
2. a first auxiliary circuit comprising a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in l one of the latter inputs receiving a logical control signal called the second logic signal" and serving to erase from the store the information output thereby, the other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called overflow bit" and the other input receiving the first logic signal, the second of the latter gates having an input re ceiving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the last-mentioned output indicationg possible saturation of the store;
3. a second auxiliary circuit comprising a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the lastmentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal which the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output de livering an auxiliary bit called "marking bit and forming the output of the second auxiliary circuit;
4. a clock pulse generator triggering the stepping-on of the data towards the store output in an the shift register set forth previously.
The invention will be better understood if reference is made to an embodiment shown in the accompanying single drawing.
The store according to the invention, the circuit diagram for which is shown inside the chain-dotted line framing, comprises a number of inputs visible on the left-hand side of the framing and referred to by the letter E followed by an index and a number of outputs visible on the right-hand side of the framing and referred to by the letter S followed by an index there being one more output than there are inputs. Associated with the store are two logic control signals C,, C for which the inputs are at the bottom of the framing, C, being a store write-in permission signal and C, being an erase signal for data withdrawn from the store. The system is composed exclusively of known shift registers and two-input NAND elements.
Data for storage is first encoded in binary form by means of y bits associated with the logic inputs E,, E E E, respectively and with the logic outputs 8,, S S S, respectively.
An extra bit of rank y+l, called the overflow bit," is applied to input E associated with which is an output S The function of the overflow bit is to detect saturation of the store. A further output S is provided for a marking bit whose function will be described hereinafter. Also associated with the store is a clock pulse generator.
Disposed between each input E, E, and the corresponding output S, S, is a store or memory circuit comprise 11 stage shift register R,, R R,, and e.g., NAND routing gates 2-4. There are in all y identical store circuits. The drawing shows only the store circuits for the end bits E, and E,,; to simplify the diagram the store circuits for the other intermediate bits are indicated merely by chain lines.
Each stage of shift register R, R has two inputs A, B which are connected to one another and to an output 0, and each stage has z addresses. Store capacity is therefore nz items.
The inputs A, B of the first stage R, are connected to the output of the NAND circuit 2 having two inputs C, D. lnput D is connected to the output of a second NAND circuit 3 having two inputs E, F. Input E receives the corresponding bit of the data item, and item F receives a logic control signal C,.
Output of the nth stage R,, is connected to an input G of a NAND circuit 4 whose second input H receives the logical signal C, and whose output I is connected to the second input C of circuit 2; output 0 of the nth stage delivers the output signal having the reference S plus the index corresponding to the particular bit concerned.
A signal C, is provided by a NAND circuit 5 whose two inputs are connected to the input for the signal C The two extra output signals S,,,, and S, are provided from two complementary circuits each comprising: a 11 stage shift register (identical to the shift registers herei R whose stages are in series with one another just like the stages at shift register R, to R" except that the inputs X, Y of the first stages R',, R", are energized separately; and NAND circuits.
Inputs Y of the stages R, and R", receive the logic control signal C Input X of stage R, is connected to the output of a NAND circuit 7 whose input N is connected to the output of a NAND circuit 9 having two inputs R and P, input R receiving the signal C, and input P receiving the overflow bit Ey+ Input T of circuit 7 is connected to the output of a NAND circuit l0 whose input U receives the signal C, and whose input V receives the output signal S of the nth stage R',,.
Input X of stage R", is connected to the output of a NAND ci uit 6 having two inputs 1. K, input J receiving signal C, and input K being connected to the output of a NAND circuit 8 having one input L receiving signal C, and the other input M receiving the output signal S of the nth stage R",,.
Each stage of the store receives a clock pulse from the clock pulse generator. The shift registers R, R, R" are so devised that if either of the two inputs A, B or X. Y receives a logic signal in the 0 state, the output logic signal is in the 0 stage after 1 clock signal or pulses, and when both inputs receive l signals, the output logic signal is l.
The stacking store has two possible forms of operation either direct access of the data to inputs E, to E, or looping the outputs S, to 8,, back to the respective inputs E, to E by means of the NAND circuits 4 i.e., stored data can be derived either directly from the inputs E or from the corresponding outputs S. Both possibilities start from the signal C, which acts on the NAND circuits 3,4.
Each binary bit is converted into a signal for entering the first stage R, of shift register by means of the NAND circuits 3, 2', a check can be made for each of the y bits of the data that the logic state of the A B inputs is the same as the logic state of the input E of the bit considered if the signal C, is in the 1 state and that, conversely, if the signal C, is in the 0 state, the logic state of the A B inputs is the same as the logic state of the output S of the bit concerned.
Operation of the store will now be considered from three aspects:
a. input of data item into the store,
b. output of a data item from the store,
c. overflow of the store.
An input or write-in of a data in the store occurs in a phase when signal C, is in the 1 state the write-in permission phase. in this phase the data at inputs A and B of registers R are the data of inputs E; also, the erase signal C, is in the I state. The item present at input X of stage R, is the bit of rank y+l and the item at input X of stage R", is signal C,, which is in the 1 state. A write-in occurs only if the bit of rank \+2 is in the 0 state, denoting that the store is unsaturated. Write-in then takes place, giving rise to a clock pulse. The written-in information therefore consists of y+2 i.e., y actual data bits plus the overflow bit for the input E and the l-state marking bit. The clock pulses shift the data written-in previously.
Data can be read out of the store in response to the request of a read-out facility downstream. Reading-out can occur only in the phase when the signal C, is in the 0 state or read-out permission state i.e., in the phase when fresh data cannot be written in.
As previously stated, the data at the A B inputs of the stages R are those of the corresponding outputs S. lt can also be confirmed that the data at the X inputs of the stages R, and R", are the same as the data from the outputs 8, and S respectively. To read-out data, therefore, the clock is made to produce consecutive shifts until the marking bit at output S changes over from 0 to 1, whereupon the oldest data item in the store is available at outputs S, S,,, accompanied by the overflow bit S and the marking bit S After the data has been obtained by the read-out facility or, alternatively, by a known auxiliary buffer store, the data remaining in the store are looped back to the inputs as follows: First, signal C changes over from the I state to the 0 state, whereafter a clock pulse occurs. The data item available at the outputs and already read by the readout facility is looped back to the store input. Since this looping-back or feedback occurs with the Y inputs of the stages R, and R", in the 0 state, the item returned to store has bits of rank v+l (overflow bit) and y+2 (marking bit) in the 0 state i.e., that particular item will not be considered in a subsequent readout. The control signal C, then returns to the l state, whereafter clock pulses occur to loop the other stored data back to the store input but without erasing their marking bit. Looping-back operations continue as long as the bit of output S remains in the I state. When it becomes 0, looping-back ceases, the clock pulses stopping. The store is therefore in the state previous to the start of the read-out phase, but the read-out item has been erased and the remaining operative data are stored in read-in order on the input side of the store.
Considering now the third aspect i.e., overflow of the store or the condition of the memory being so full as to be unable to receive further data without outputting the oldest data, with the possibility of the latter being read by the read-out facility and thus being lost overflow occurs when S is in the I state in the write-in permission phase (C, being in the 1 state). A
' known logic (not shown), such as a store or bistable,
brings the bit E to the I state. Any further write-in can be inhibited by action on the clock pulse generator. Subsequently, when the read-out facility has cleared one or more addresses or locations, the fresh data which can now be received in the store are accompanied by the bit of rank y+l in the I state. Consequently, when the read-out facility receives a data item having such bit in the I state, it is warned that such data item was stored after an overflow and other data may therefore have been lost. This y-i-l bit can be changed back to the 0 state, for instance, by means of a delay circuit which provides an appropriate delay and which is triggered by detection of a vacant store address or by any other equivalent means.
The example mentioned uses only logic NAND circuits. but any other equivalent system of logic circuits of a different kind can be used without departure from the scope of the invention. Similar considerations apply to the logic states specified; they can be reversed.
The store according to the invention is of use for some aspects of data transmission.
1 claim:
1. A stacking store having overflow indication and of use for the transmission of binary data in the chronological order of their input (write-in), characterized in that it comprises:
1. store circuits equal to the number of bits in the data to be transmitted. each store circuit comprising: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and one output, viz. a first gate whose first input receives the input bit corresponding to output store circuit and whose other input receives a logic type signal permitting write-in into the store. such signal being called first logic signal" hereinafter, a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate. the second input of the latter gate receiving the complement of the first logic signal. the output of each store circuit being the output of its register;
2. a first auxiliary circuit comprising a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (I), one of the latter inputs receiving a logic control signal called the second logic signal" and serving to erase from the store the information output thereby, to other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output. the first of the latter gates having an input receiving an auxiliary bit called overflow bit" and the other input receiving the first logic signal. the second of the latter gates having an input receiving the complement of the first logic signal. the other input being connected to the output ofthe previous register which thus forms the output of the first auxiliary circuit. the logic state of the lastmentioned output indicating possible saturation of the store;
3. a second auxiliary circuit comprising a n stage shift register identical to the shift register of the first auxiliary circuit. the first input of the first stage receiving the second logic signal while the second input of the last-mentioned stage is connected to the output ofa logic gate having two inputs. one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called marking bit" and forming the output of the second auxiliary circuit; and
4. a clock pulse generator triggering the stepping-on of the data towards the store output in all the shiftregister set forth previously.
UNITED STATES PATENT OFFICE CERTIFICATE OF CORRECTION Patent No. 3 815 ,096 Dated June 4 1974 I; 1ventor(s) ROLAND A N It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:
IN THE SPECIFICATION:
Column 2 line 13 "which" should read while Column 2, line 21, "an" should read all Signed and sealed this 11th day of February [975.
(SEAL) Attest:
C. MARSHALL DANN RUTH C. MASON Cmmnissioner of Patents Arresting Officer and Trademarks M PC (@6 3 UscnMM-QC nor-$10.06;:

Claims (4)

1. A stacking store having overflow indication and of use for the transmission of binary data in the chronological order of their input (write-in), characterized in that it comprises: 1. store circuits equal to the number of bits in the data to be transmitted, eaCh store circuit comprising: a n stage shift register (each stage having two inputs connected to one another and one output); and three logic type routing gates having two inputs and one output, viz, a first gate whose first input receives the input bit corresponding to output store circuit and whose other input receives a logic type signal permitting write-in into the store, such signal being called ''''first logic signal'''' hereinafter, a second gate whose first input is connected to the output of the first gate and whose second input is connected to the output of the third gate, the register having its input connected to the output of the second gate and its output connected to the first input of the third gate, the second input of the latter gate receiving the complement of the first logic signal, the output of each store circuit being the output of its register; 2. a first auxiliary circuit comprising a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (1), one of the latter inputs receiving a logic control signal called the ''''second logic signal'''' and serving to erase from the store the information output thereby, to other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called ''''overflow bit'''' and the other input receiving the first logic signal, the second of the latter gates having an input receiving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the lastmentioned output indicating possible saturation of the store; 3. a second auxiliary circuit comprising a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the lastmentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called ''''marking bit'''' and forming the output of the second auxiliary circuit; and 4. a clock pulse generator triggering the stepping-on of the data towards the store output in all the shift-register set forth previously.
2. a first auxiliary circuit comprising a n stage shift register identical to the previous shift register, the two inputs of the first stage not being connected to one another as in (1), one of the latter inputs receiving a logic control signal called the ''''second logic signal'''' and serving to erase from the store the information output thereby, to other input being connected to the output of a logic gate having two inputs connected to the respective outputs of two other logic gates each having two inputs and one output, the first of the latter gates having an input receiving an auxiliary bit called ''''overflow bit'''' and the other input receiving the first logic signal, the second of the latter gates having an input receiving the complement of the first logic signal, the other input being connected to the output of the previous register which thus forms the output of the first auxiliary circuit, the logic state of the last-mentioned output indicating possible saturation of the store;
3. a second auxiliary circuit comprising a n stage shift register identical to the shift register of the first auxiliary circuit, the first input of the first stage receiving the second logic signal while the second input of the last-mentioned stage is connected to the output of a logic gate having two inputs, one of which receives the complement of the first logic signal while the other input is connected to the output of another logic gate having two inputs, one receiving the complement of the first logic signal and the other being connected to the output of the corresponding register, the latter output delivering an auxiliary bit called ''''marking bit'''' and forming the output of the second auxiliary circuit; and
4. a clock pulse generator triggering the stepping-on of the data towards the store output in all the shift-register set forth previously.
US00259412A 1971-06-07 1972-06-05 Stacking store having overflow indication for the transmission of data in the chronological order of their appearance Expired - Lifetime US3815096A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7120442A FR2140256B1 (en) 1971-06-07 1971-06-07

Publications (1)

Publication Number Publication Date
US3815096A true US3815096A (en) 1974-06-04

Family

ID=9078171

Family Applications (1)

Application Number Title Priority Date Filing Date
US00259412A Expired - Lifetime US3815096A (en) 1971-06-07 1972-06-05 Stacking store having overflow indication for the transmission of data in the chronological order of their appearance

Country Status (9)

Country Link
US (1) US3815096A (en)
BE (1) BE784437A (en)
DE (1) DE2226856A1 (en)
ES (1) ES403566A1 (en)
FR (1) FR2140256B1 (en)
GB (1) GB1390101A (en)
IT (1) IT958244B (en)
LU (1) LU65458A1 (en)
NL (1) NL7207592A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4259719A (en) * 1979-06-13 1981-03-31 Ford Motor Company Binary input processing in a computer using a stack
US4272819A (en) * 1978-03-31 1981-06-09 Fujitsu Limited Inter-subsystem direct transfer system
US4279015A (en) * 1979-06-13 1981-07-14 Ford Motor Company Binary output processing in a digital computer using a time-sorted stack
US4283761A (en) * 1979-06-13 1981-08-11 Ford Motor Company Binary input/output processing in a digital computer using assigned times for input and output data

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3234524A (en) * 1962-05-28 1966-02-08 Ibm Push-down memory
US3274566A (en) * 1966-02-15 1966-09-20 Rca Corp Storage circuit
US3351917A (en) * 1965-02-05 1967-11-07 Burroughs Corp Information storage and retrieval system having a dynamic memory device
US3388383A (en) * 1965-07-13 1968-06-11 Honeywell Inc Information handling apparatus
US3504353A (en) * 1967-07-31 1970-03-31 Scm Corp Buffer memory system
US3540004A (en) * 1968-07-05 1970-11-10 Teletype Corp Buffer storage circuit
US3571808A (en) * 1967-12-12 1971-03-23 Sharp Kk Decimal point processing apparatus
US3585604A (en) * 1968-01-19 1971-06-15 Bell Punch Co Ltd Calculating machines
US3623020A (en) * 1969-12-08 1971-11-23 Rca Corp First-in first-out buffer register
US3646526A (en) * 1970-03-17 1972-02-29 Us Army Fifo shift register memory with marker and data bit storage
US3651481A (en) * 1968-02-29 1972-03-21 Gen Electric Readout system for visually displaying stored data

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3234524A (en) * 1962-05-28 1966-02-08 Ibm Push-down memory
US3351917A (en) * 1965-02-05 1967-11-07 Burroughs Corp Information storage and retrieval system having a dynamic memory device
US3388383A (en) * 1965-07-13 1968-06-11 Honeywell Inc Information handling apparatus
US3274566A (en) * 1966-02-15 1966-09-20 Rca Corp Storage circuit
US3504353A (en) * 1967-07-31 1970-03-31 Scm Corp Buffer memory system
US3571808A (en) * 1967-12-12 1971-03-23 Sharp Kk Decimal point processing apparatus
US3585604A (en) * 1968-01-19 1971-06-15 Bell Punch Co Ltd Calculating machines
US3651481A (en) * 1968-02-29 1972-03-21 Gen Electric Readout system for visually displaying stored data
US3540004A (en) * 1968-07-05 1970-11-10 Teletype Corp Buffer storage circuit
US3623020A (en) * 1969-12-08 1971-11-23 Rca Corp First-in first-out buffer register
US3646526A (en) * 1970-03-17 1972-02-29 Us Army Fifo shift register memory with marker and data bit storage

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4272819A (en) * 1978-03-31 1981-06-09 Fujitsu Limited Inter-subsystem direct transfer system
US4259719A (en) * 1979-06-13 1981-03-31 Ford Motor Company Binary input processing in a computer using a stack
US4279015A (en) * 1979-06-13 1981-07-14 Ford Motor Company Binary output processing in a digital computer using a time-sorted stack
US4283761A (en) * 1979-06-13 1981-08-11 Ford Motor Company Binary input/output processing in a digital computer using assigned times for input and output data

Also Published As

Publication number Publication date
NL7207592A (en) 1972-12-11
FR2140256B1 (en) 1974-12-20
FR2140256A1 (en) 1973-01-19
ES403566A1 (en) 1975-05-01
BE784437A (en) 1972-10-02
DE2226856A1 (en) 1972-12-14
GB1390101A (en) 1975-04-09
IT958244B (en) 1973-10-20
LU65458A1 (en) 1972-10-05

Similar Documents

Publication Publication Date Title
US4433394A (en) First-in first-out storage and processing unit making use thereof
US4839866A (en) Cascadable first-in, first-out memory
EP0199134B1 (en) High performance memory system
US6018478A (en) Random access memory with separate row and column designation circuits for reading and writing
JPH03130983A (en) Pipeline serial memory and method of pipeline thereof
JPH06502737A (en) Dual-port content reference memory cells and arrays
JPS6070575A (en) Memory circuit
US4095283A (en) First in-first out memory array containing special bits for replacement addressing
US4388701A (en) Recirculating loop memory array having a shift register buffer for parallel fetching and storing
KR100275182B1 (en) Sequential memmory
US3815096A (en) Stacking store having overflow indication for the transmission of data in the chronological order of their appearance
US3824562A (en) High speed random access memory shift register
GB1327575A (en) Shift register
JP3013800B2 (en) Asynchronous FIFO circuit
US3302187A (en) Computer storage read-out system
US5255242A (en) Sequential memory
US5267199A (en) Apparatus for simultaneous write access to a single bit memory
US3665424A (en) Buffer store with a control circuit for each stage
JPH0256048A (en) Data transfer method and data buffer device
JPS6256598B2 (en)
US3510851A (en) Readout system for numerical information
SU450233A1 (en) Memory device
JPS5849960B2 (en) Information check method
SU640300A1 (en) Arrangement for storing and converting information
GB1448041A (en) Data processing equipment