JPS58169399A - パリテイチエツク付記憶装置 - Google Patents
パリテイチエツク付記憶装置Info
- Publication number
- JPS58169399A JPS58169399A JP57052062A JP5206282A JPS58169399A JP S58169399 A JPS58169399 A JP S58169399A JP 57052062 A JP57052062 A JP 57052062A JP 5206282 A JP5206282 A JP 5206282A JP S58169399 A JPS58169399 A JP S58169399A
- Authority
- JP
- Japan
- Prior art keywords
- parity
- bits
- memory
- output
- capacity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57052062A JPS58169399A (ja) | 1982-03-30 | 1982-03-30 | パリテイチエツク付記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57052062A JPS58169399A (ja) | 1982-03-30 | 1982-03-30 | パリテイチエツク付記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58169399A true JPS58169399A (ja) | 1983-10-05 |
| JPS6230663B2 JPS6230663B2 (enExample) | 1987-07-03 |
Family
ID=12904321
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57052062A Granted JPS58169399A (ja) | 1982-03-30 | 1982-03-30 | パリテイチエツク付記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58169399A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62276650A (ja) * | 1986-05-26 | 1987-12-01 | Yokogawa Electric Corp | スタテツク・ランダム・アクセス・メモリ装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5750395A (en) * | 1980-09-08 | 1982-03-24 | Toshiba Corp | Adding system of check bit |
-
1982
- 1982-03-30 JP JP57052062A patent/JPS58169399A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5750395A (en) * | 1980-09-08 | 1982-03-24 | Toshiba Corp | Adding system of check bit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62276650A (ja) * | 1986-05-26 | 1987-12-01 | Yokogawa Electric Corp | スタテツク・ランダム・アクセス・メモリ装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6230663B2 (enExample) | 1987-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58121460A (ja) | プログラム可能な範囲識別器 | |
| JPS58169399A (ja) | パリテイチエツク付記憶装置 | |
| JPS58168149A (ja) | マイクロプログラム制御装置 | |
| JPS5991558A (ja) | プログラム試験方式 | |
| JPS61214040A (ja) | メモリのパリテイ回路 | |
| JPS59104800A (ja) | 画像メモリのパリテイ・チエツク方式 | |
| JPS5862685A (ja) | 画像メモリ装置 | |
| JPH01112449A (ja) | 速度変換メモリ装置 | |
| SU1040526A1 (ru) | Запоминающее устройство с самоконтролем | |
| SU955210A1 (ru) | Устройство дл контрол блоков пам ти | |
| SU549798A1 (ru) | Устройство дл ввода информации | |
| JPS5774898A (en) | Main storage device | |
| SU1580380A1 (ru) | Устройство дл сопр жени абонентов | |
| SU974414A1 (ru) | Запоминающее устройство с автономным контролем | |
| JPS5856133B2 (ja) | デ−タ送出順序変換装置 | |
| JPS62216077A (ja) | アドレス発生器 | |
| JPS58182761A (ja) | デ−タチエツク方式 | |
| JPH0378055A (ja) | ダブルバッファのメモリ障害検出方式 | |
| JPS5730053A (en) | Memory parity check system | |
| JPS5828337U (ja) | アドレス検出回路 | |
| JPS59173868A (ja) | アドレス制御方式 | |
| JPS59113585A (ja) | 磁気バブルメモリ装置 | |
| JPS61289449A (ja) | 高速メモリ診断処理装置 | |
| JPS63231637A (ja) | シングルチツプ・マイクロコンピユ−タ | |
| JPS6237745A (ja) | 統合マイクロプログラム制御方式 |