JPS58134452A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法Info
- Publication number
- JPS58134452A JPS58134452A JP57016232A JP1623282A JPS58134452A JP S58134452 A JPS58134452 A JP S58134452A JP 57016232 A JP57016232 A JP 57016232A JP 1623282 A JP1623282 A JP 1623282A JP S58134452 A JPS58134452 A JP S58134452A
- Authority
- JP
- Japan
- Prior art keywords
- lead
- semiconductor device
- leads
- tab
- index
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57016232A JPS58134452A (ja) | 1982-02-05 | 1982-02-05 | 半導体装置およびその製造方法 |
DE3303165A DE3303165C2 (de) | 1982-02-05 | 1983-01-31 | Halbleitervorrichtung mit Gehäusekörper und Verbindungsleitern |
GB08302730A GB2115220B (en) | 1982-02-05 | 1983-02-01 | Semiconductor device and method of producing the same |
IT19414/83A IT1161869B (it) | 1982-02-05 | 1983-02-03 | Dispositivo a semiconduttori e procedimento per la sua fabbricazione |
KR1019830000433A KR900001989B1 (ko) | 1982-02-05 | 1983-02-04 | 반도체장치 |
SG362/87A SG36287G (en) | 1982-02-05 | 1987-04-23 | Semiconductor device and method of producing the same |
HK707/87A HK70787A (en) | 1982-02-05 | 1987-10-01 | Semiconductor device and method of producing the same |
MY616/87A MY8700616A (en) | 1982-02-05 | 1987-12-30 | Semiconductor device and method of producing the same |
KR1019900000785A KR900001988B1 (ko) | 1982-02-05 | 1990-01-24 | 반도체장치에 사용되는 리이드 프레임 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57016232A JPS58134452A (ja) | 1982-02-05 | 1982-02-05 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58134452A true JPS58134452A (ja) | 1983-08-10 |
JPS6351542B2 JPS6351542B2 (enrdf_load_stackoverflow) | 1988-10-14 |
Family
ID=11910801
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57016232A Granted JPS58134452A (ja) | 1982-02-05 | 1982-02-05 | 半導体装置およびその製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58134452A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0464982U (enrdf_load_stackoverflow) * | 1990-10-12 | 1992-06-04 | ||
US5324888A (en) * | 1992-10-13 | 1994-06-28 | Olin Corporation | Metal electronic package with reduced seal width |
-
1982
- 1982-02-05 JP JP57016232A patent/JPS58134452A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6351542B2 (enrdf_load_stackoverflow) | 1988-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6002167A (en) | Semiconductor device having lead on chip structure | |
US6437429B1 (en) | Semiconductor package with metal pads | |
US5471088A (en) | Semiconductor package and method for manufacturing the same | |
US20080142938A1 (en) | Integrated circuit package system employing a support structure with a recess | |
TWI531010B (zh) | 具有互鎖之積體電路封裝系統及其製造方法 | |
KR100355794B1 (ko) | 리드프레임 및 이를 이용한 반도체패키지 | |
JPH03256353A (ja) | 半導体装置 | |
US9704785B2 (en) | Semiconductor package with die paddle | |
CN101477973B (zh) | 导线架条及其封胶方法与封胶构造 | |
JPS58134452A (ja) | 半導体装置およびその製造方法 | |
KR950012925B1 (ko) | 반도체 리이드 프레임 | |
KR950034696A (ko) | 초박형 반도체 패키지 및 그 제조방법 | |
KR900001989B1 (ko) | 반도체장치 | |
JP3136029B2 (ja) | 半導体装置 | |
KR100333386B1 (ko) | 칩 스캐일 패키지 | |
US8399968B2 (en) | Non-leaded integrated circuit package system | |
JPS62150868A (ja) | 半導体装置用リ−ドフレ−ムとそれを使用する樹脂封止方法 | |
JPH04215461A (ja) | 半導体パッケージ | |
KR900001988B1 (ko) | 반도체장치에 사용되는 리이드 프레임 | |
US8669654B2 (en) | Integrated circuit packaging system with die paddle and method of manufacture thereof | |
JP4247871B2 (ja) | リードフレームおよび半導体装置 | |
JPS5947748A (ja) | 半導体装置用リ−ドフレ−ム | |
KR0124790B1 (ko) | 표면실장형 집적회로 패키지 | |
KR0124827Y1 (ko) | 기판실장형 반도체 패키지 | |
JPS5967659A (ja) | 半導体装置 |