JPS5812241Y2 - 制御装置 - Google Patents
制御装置Info
- Publication number
- JPS5812241Y2 JPS5812241Y2 JP1976087958U JP8795876U JPS5812241Y2 JP S5812241 Y2 JPS5812241 Y2 JP S5812241Y2 JP 1976087958 U JP1976087958 U JP 1976087958U JP 8795876 U JP8795876 U JP 8795876U JP S5812241 Y2 JPS5812241 Y2 JP S5812241Y2
- Authority
- JP
- Japan
- Prior art keywords
- control unit
- logic
- unit logic
- control
- operation ends
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Programmable Controllers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1976087958U JPS5812241Y2 (ja) | 1976-07-01 | 1976-07-01 | 制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1976087958U JPS5812241Y2 (ja) | 1976-07-01 | 1976-07-01 | 制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS535697U JPS535697U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1978-01-19 |
JPS5812241Y2 true JPS5812241Y2 (ja) | 1983-03-09 |
Family
ID=28698724
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1976087958U Expired JPS5812241Y2 (ja) | 1976-07-01 | 1976-07-01 | 制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5812241Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1976
- 1976-07-01 JP JP1976087958U patent/JPS5812241Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS535697U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1978-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5933553U (ja) | プロセツサ | |
US3875564A (en) | Programmed digital sequence controller | |
JPS6049332B2 (ja) | マイクロプログラム制御方式 | |
JPS5812241Y2 (ja) | 制御装置 | |
US5309444A (en) | Integrated circuit including a test cell for efficiently testing the accuracy of communication signals between a standard cell and an application cell | |
JPS6112281B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
SU1109750A1 (ru) | Параллельное микропрограммное устройство управлени | |
JP2919841B2 (ja) | データ処理装置のテスト方法 | |
JP2514989B2 (ja) | 順序回路 | |
JPS6131897B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0713917A (ja) | 構成変更システム | |
AU649476B2 (en) | Integrated circuit comprising a standard cell, an application cell and a test cell | |
JPS6371761A (ja) | オンラインシステムのシステム条件定義方式 | |
JP2005174166A (ja) | ビルダ | |
JPS6175449A (ja) | 入出力制御装置の内部構成制御デ−タ可変方式 | |
SU1226433A1 (ru) | Устройство дл ввода информации | |
SU635489A2 (ru) | Цифрова машина дл управлени процессами электроннолучевой микрообработки | |
JPS58222346A (ja) | マイクロプログラムの実行時間制御方式 | |
JPS60682B2 (ja) | 論理演算装置 | |
JPS61165133A (ja) | マイクロ・コンピユ−タ− | |
JPH05282395A (ja) | ハードウェアシミュレータの双方向ピン入出力切換え方法 | |
JPS63121937A (ja) | マイクロコンピユ−タ開発装置 | |
JPS60201439A (ja) | マイクロプログラム制御方式 | |
JPH0415757A (ja) | シミュレーション出力制御方法 | |
JPS6214245A (ja) | ワンチツプマイクロコンピユ−タ |