JPS58119243U - phase synchronized oscillator - Google Patents

phase synchronized oscillator

Info

Publication number
JPS58119243U
JPS58119243U JP1431382U JP1431382U JPS58119243U JP S58119243 U JPS58119243 U JP S58119243U JP 1431382 U JP1431382 U JP 1431382U JP 1431382 U JP1431382 U JP 1431382U JP S58119243 U JPS58119243 U JP S58119243U
Authority
JP
Japan
Prior art keywords
clock signal
frequency
signal
input
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1431382U
Other languages
Japanese (ja)
Inventor
一条 幸吉
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1431382U priority Critical patent/JPS58119243U/en
Publication of JPS58119243U publication Critical patent/JPS58119243U/en
Pending legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の位相同期発振器を示す1172図、第2
図は第1図の動作を示す波形図、第3図は本考案の実施
例を示す1172図、第4図は第3図の動作を示す波形
図である。 1・・・・・・常用人力クロック信号入力端子、2・・
・・・・予備入力りaツク信号入力端子、3・・・・・
・信号断検出部、4・・・・・・入力切替え部、5・・
・・・・分周器1.6・・・・・・位相比較器、7・・
・・・・分周器、8・・・・・・低域ろ波器、9・・・
・・・周波数可変発振器、10・・・・・・出力端子、
11・・・・・・時限パルス発生部、12・・・・・・
インヒビッート回路。       −
Figure 1 shows a conventional phase-locked oscillator;
1 is a waveform chart showing the operation of FIG. 1, FIG. 3 is a waveform diagram showing the embodiment of the present invention, and FIG. 4 is a waveform chart showing the operation of FIG. 1... Regular human input clock signal input terminal, 2...
・・・・Auxiliary input input terminal, 3・・・・・・
- Signal disconnection detection section, 4... Input switching section, 5...
...Frequency divider 1.6 ...Phase comparator, 7...
...Frequency divider, 8...Low pass filter, 9...
... variable frequency oscillator, 10... output terminal,
11...Timed pulse generator, 12...
inhibit circuit. −

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 2人力1出力の位相比較器と、常用人力クロック信号の
断を検出する検出部と、前記常用クロッ゛り信号の分周
クロック信号を前記位相比較器の一方の入力とし前記検
出部が前記常用クロック信号の断を検出すると前記分周
クロック信号を予備人力クロック信号の分周クロック信
号に切り替えて前記位相比較器の一方の入力とする入力
手段と、前駆位相比較器の出力に応じて出力クロック信
号の周波数が変化する発振器と、前記出力クロック信号
を分周して前記位相比較器の他方の入力とする分周器と
を有する位相同期発振器において、さらに、前記信号断
検出部の出力で駆動されこの信号断検出部の動作時間に
ほぼ等しい時間幅の時限パルスを発生する時限パルス発
生部と、この時限パルスで前記分周器の入力信号をイン
ヒビットするインヒビット回路とを備えたことを特徴表
する位相同期発振器。
2 human-powered phase comparators with 1 output; a detecting section that detects disconnection of the common manual clock signal; and a frequency-divided clock signal of the common clock signal as input to one of the phase comparators, an input means for switching the frequency-divided clock signal to a frequency-divided clock signal of a standby manual clock signal and inputting the frequency-divided clock signal to one input of the phase comparator when a disconnection of the clock signal is detected; A phase synchronized oscillator including an oscillator whose signal frequency changes and a frequency divider that divides the output clock signal and inputs the frequency to the other input of the phase comparator, further driven by the output of the signal disconnection detection section. The present invention is characterized by comprising: a timed pulse generation section that generates a timed pulse having a time width approximately equal to the operating time of the signal disconnection detection section; and an inhibit circuit that inhibits the input signal of the frequency divider using the timed pulse. phase-locked oscillator.
JP1431382U 1982-02-04 1982-02-04 phase synchronized oscillator Pending JPS58119243U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1431382U JPS58119243U (en) 1982-02-04 1982-02-04 phase synchronized oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1431382U JPS58119243U (en) 1982-02-04 1982-02-04 phase synchronized oscillator

Publications (1)

Publication Number Publication Date
JPS58119243U true JPS58119243U (en) 1983-08-13

Family

ID=30026783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1431382U Pending JPS58119243U (en) 1982-02-04 1982-02-04 phase synchronized oscillator

Country Status (1)

Country Link
JP (1) JPS58119243U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01157125A (en) * 1987-05-14 1989-06-20 Nec Corp Phase locked loop circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01157125A (en) * 1987-05-14 1989-06-20 Nec Corp Phase locked loop circuit

Similar Documents

Publication Publication Date Title
JPS58119243U (en) phase synchronized oscillator
JPS61191657U (en)
JPS6114578U (en) color synchronization circuit
JPS58184932U (en) phase synchronized oscillator
JPS59104636U (en) frequency synthesizer
JPS5826250U (en) Switching pulse generation circuit
JPS588240U (en) phase synchronized circuit
JPS6123785U (en) Time axis correction device
JPS611978U (en) Timing signal generation circuit
JPS5849285U (en) timer clock circuit
JPS60132666U (en) Dropout compensation circuit for PLL circuit
JPS5888456U (en) PLL circuit
JPS60103949U (en) frequency synthesizer
JPS6181243U (en)
JPS5952499U (en) electronic clock
JPS6326137U (en)
JPS59177241U (en) phase comparator
JPS61185143U (en)
JPS6072011U (en) PLL synchronous detection circuit
JPS61103936U (en)
JPS583643U (en) Pulse transmitter
JPS6025257U (en) subcarrier signal generator
JPS6047357U (en) Clock generation circuit
JPS6040164U (en) Display clock generation circuit
JPH0298527U (en)