JPS5849285U - timer clock circuit - Google Patents
timer clock circuitInfo
- Publication number
- JPS5849285U JPS5849285U JP14515481U JP14515481U JPS5849285U JP S5849285 U JPS5849285 U JP S5849285U JP 14515481 U JP14515481 U JP 14515481U JP 14515481 U JP14515481 U JP 14515481U JP S5849285 U JPS5849285 U JP S5849285U
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- clock circuit
- timer clock
- phase comparator
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Electric Clocks (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来のタイマー・クロック回路を示す構成図、
第2図はこの考案の一実施例を示す構成図である。
16・・・位相比較器、17・・・電圧制御発振器、1
8・・・分周器。Figure 1 is a configuration diagram showing a conventional timer/clock circuit.
FIG. 2 is a block diagram showing an embodiment of this invention. 16... Phase comparator, 17... Voltage controlled oscillator, 1
8... Frequency divider.
Claims (1)
られる位相比較器と、この位相比較器の出力に応じて発
振周波数が制御される発振器であって、前記第1、第2
の周波数の最小公倍数の整数倍の周波数が設定され、こ
の発振周波数を前記位相比較器の他方の入力端にも加え
る電圧制御発振器と、この電圧制御発振器の出力を上記
最小公倍数の整数分の−に分周して基準信号を得る分周
回路とを具備したことを特徴とするタイマー・クロック
回路。a phase comparator to which first and second signals of different frequencies are applied to one input terminal; and an oscillator whose oscillation frequency is controlled according to the output of the phase comparator, the first and second signals having different frequencies.
A voltage controlled oscillator is set with a frequency that is an integer multiple of the least common multiple of the frequency, and this oscillation frequency is also applied to the other input terminal of the phase comparator, and the output of this voltage controlled oscillator is set to a frequency that is an integer multiple of the least common multiple of the frequency. What is claimed is: 1. A timer clock circuit comprising: a frequency dividing circuit that divides the frequency into a reference signal to obtain a reference signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14515481U JPS5849285U (en) | 1981-09-30 | 1981-09-30 | timer clock circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14515481U JPS5849285U (en) | 1981-09-30 | 1981-09-30 | timer clock circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5849285U true JPS5849285U (en) | 1983-04-02 |
Family
ID=29938096
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14515481U Pending JPS5849285U (en) | 1981-09-30 | 1981-09-30 | timer clock circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5849285U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62180104U (en) * | 1986-05-08 | 1987-11-16 |
-
1981
- 1981-09-30 JP JP14515481U patent/JPS5849285U/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62180104U (en) * | 1986-05-08 | 1987-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5849285U (en) | timer clock circuit | |
JPS6114578U (en) | color synchronization circuit | |
JPS5988738U (en) | Microcomputer clock signal generation circuit | |
JPS59100336U (en) | Clock pulse generation circuit for digital equipment | |
JPS58125406U (en) | Frequency divider | |
JPS6068742U (en) | automatic frequency control circuit | |
JPS5929813U (en) | Structure of frequency modulation circuit | |
JPS6114534U (en) | timer circuit | |
JPS61109236U (en) | ||
JPS5848145U (en) | phase synchronized circuit | |
JPS5811342U (en) | Phase-locked frequency synthesizer | |
JPS6098971U (en) | Synchronous detection circuit | |
JPS59195883U (en) | RF converter color subcarrier oscillation circuit | |
JPS6032838U (en) | PLL circuit | |
JPS59104636U (en) | frequency synthesizer | |
JPS59152481U (en) | Clock with variable frequency oscillator | |
JPS58194515U (en) | oscillation circuit | |
JPS6082845U (en) | Digital temperature compensated crystal oscillator noise reduction circuit | |
JPS5888461U (en) | Receiving machine | |
JPS58104066U (en) | frequency control device | |
JPS60132038U (en) | PLL circuit | |
JPS6047357U (en) | Clock generation circuit | |
JPS60193720U (en) | PLL circuit | |
JPS58119240U (en) | triple multiplier circuit | |
JPS6316724U (en) |