JPS6098971U - Synchronous detection circuit - Google Patents
Synchronous detection circuitInfo
- Publication number
- JPS6098971U JPS6098971U JP19077683U JP19077683U JPS6098971U JP S6098971 U JPS6098971 U JP S6098971U JP 19077683 U JP19077683 U JP 19077683U JP 19077683 U JP19077683 U JP 19077683U JP S6098971 U JPS6098971 U JP S6098971U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- frequency divider
- detection circuit
- output terminal
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Synchronizing For Television (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は一般に用いられるカウントダウン方式の偏向回
路を示すブロック図、第２図は本考案の同期検出回路図
、第３図は本考案の同期検出回路の一応用例を示す回路
図である。
主な図番の説明、主・・・同期分離回路、３・・・ＡＦ
Ｃ回路、４・・・基準発振器、５・・・第１の分周器、
６・・・水平偏向回路、７・・・Ｔフリップフロップ、
８・・・Ｄフリップフロップ、主・・・第２の分周器、
１０・・・垂直偏向回路、１１・・・Ｒ−Ｓフリップフ
ロップ、１２・・・ＡＮＤゲート、１３・・・ＯＲゲー
ト、１５・・・同期検出用Ｒ−Ｓフリップフロップ、１
６・・・同期検出出力端子、１９・・・同期検出回路。FIG. 1 is a block diagram showing a commonly used countdown type deflection circuit, FIG. 2 is a synchronization detection circuit diagram of the present invention, and FIG. 3 is a circuit diagram showing an application example of the synchronization detection circuit of the present invention. Explanation of main drawing numbers, main... synchronous separation circuit, 3... AF
C circuit, 4... reference oscillator, 5... first frequency divider,
6...Horizontal deflection circuit, 7...T flip-flop,
8...D flip-flop, main...second frequency divider,
10... Vertical deflection circuit, 11... R-S flip-flop, 12... AND gate, 13... OR gate, 15... R-S flip-flop for synchronization detection, 1
6... Synchronization detection output terminal, 19... Synchronization detection circuit.
Claims (1)
ＦＣ回路、基準発振器、第１の分周器、及び水平偏向回
路と、前記第１の分周器の出力端、 が接続される
と共に前記同期分離回路の出力端がゲートを介して接続
される第２の分周器と、前記第２の分周器の出力側が接
続される垂直偏向回路より成る偏向回路において、前記
第２の分周器の出力側にＲ−Ｓフリップフロップの入力
端子を接続し、該Ｒ−Ｓフリップフロップの出力端子よ
り同期検出信号を導出することを特徴とした同期検出回
路。A sequentially connected to a synchronous separation circuit to which a video signal is applied.
The FC circuit, the reference oscillator, the first frequency divider, and the horizontal deflection circuit are connected to the output terminal of the first frequency divider, and the output terminal of the synchronous separation circuit is connected via a gate. In a deflection circuit comprising a second frequency divider and a vertical deflection circuit to which an output side of the second frequency divider is connected, an input terminal of an R-S flip-flop is connected to the output side of the second frequency divider. 1. A synchronization detection circuit, characterized in that a synchronization detection signal is derived from an output terminal of the R-S flip-flop.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19077683U JPS6098971U (en) | 1983-12-09 | 1983-12-09 | Synchronous detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19077683U JPS6098971U (en) | 1983-12-09 | 1983-12-09 | Synchronous detection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6098971U true JPS6098971U (en) | 1985-07-05 |
| JPH0119492Y2 JPH0119492Y2 (en) | 1989-06-06 |
Family
ID=30410974
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19077683U Granted JPS6098971U (en) | 1983-12-09 | 1983-12-09 | Synchronous detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6098971U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6327174A (en) * | 1986-07-18 | 1988-02-04 | Sanyo Electric Co Ltd | Synchronism detection circuit |
-
1983
- 1983-12-09 JP JP19077683U patent/JPS6098971U/en active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6327174A (en) * | 1986-07-18 | 1988-02-04 | Sanyo Electric Co Ltd | Synchronism detection circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0119492Y2 (en) | 1989-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6098971U (en) | Synchronous detection circuit | |
| JPS60103969U (en) | AFC day foot circuit | |
| JPS5883863U (en) | Synchronous signal separation circuit | |
| JPS5849285U (en) | timer clock circuit | |
| JPS5826266U (en) | double scanning converter | |
| JPS6040165U (en) | Synchronous separation circuit | |
| JPS611978U (en) | Timing signal generation circuit | |
| JPS58191769U (en) | Synchronous signal switching circuit | |
| JPS58123393U (en) | electronic time switch | |
| JPS5886571U (en) | Direction discrimination circuit | |
| JPS58123622U (en) | delay line | |
| JPS58127763U (en) | AFC circuit | |
| JPS587217U (en) | Master clock generation circuit | |
| JPS5891173U (en) | Peak level detection circuit | |
| JPS59119734U (en) | Static relay output circuit | |
| JPS6020064U (en) | Carrier detection circuit for frequency modulated audio signals | |
| JPS591235U (en) | signal input circuit | |
| JPS58125406U (en) | Frequency divider | |
| JPS5967066U (en) | Synchronous separation circuit | |
| JPS5946064U (en) | Vertical circuit frequency switching circuit | |
| JPS58172272U (en) | TV receiver channel switching detection circuit | |
| JPS58125463U (en) | Contour correction circuit for video signals | |
| JPS58173976U (en) | magnetic recording and reproducing device | |
| JPS60139376U (en) | Vertical synchronization signal enhancement circuit | |
| JPS60158113U (en) | Level display device with volume position display |