JPS58111437A - 論理回路 - Google Patents
論理回路Info
- Publication number
- JPS58111437A JPS58111437A JP21565281A JP21565281A JPS58111437A JP S58111437 A JPS58111437 A JP S58111437A JP 21565281 A JP21565281 A JP 21565281A JP 21565281 A JP21565281 A JP 21565281A JP S58111437 A JPS58111437 A JP S58111437A
- Authority
- JP
- Japan
- Prior art keywords
- switches
- logic
- circuit
- output
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21565281A JPS58111437A (ja) | 1981-12-24 | 1981-12-24 | 論理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21565281A JPS58111437A (ja) | 1981-12-24 | 1981-12-24 | 論理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58111437A true JPS58111437A (ja) | 1983-07-02 |
| JPS6340047B2 JPS6340047B2 (esLanguage) | 1988-08-09 |
Family
ID=16675940
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21565281A Granted JPS58111437A (ja) | 1981-12-24 | 1981-12-24 | 論理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58111437A (esLanguage) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54123051A (en) * | 1978-03-17 | 1979-09-25 | Toshiba Corp | Display device |
| JPS5545055A (en) * | 1978-09-28 | 1980-03-29 | Tokyo Shibaura Electric Co | Display device |
-
1981
- 1981-12-24 JP JP21565281A patent/JPS58111437A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54123051A (en) * | 1978-03-17 | 1979-09-25 | Toshiba Corp | Display device |
| JPS5545055A (en) * | 1978-09-28 | 1980-03-29 | Tokyo Shibaura Electric Co | Display device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6340047B2 (esLanguage) | 1988-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4233524A (en) | Multi-function logic circuit | |
| US4697107A (en) | Four-state I/O control circuit | |
| EP0344604A3 (en) | Output circuit for use in a semiconductor ic | |
| JPS58111437A (ja) | 論理回路 | |
| JP2513721B2 (ja) | 加算器 | |
| US5157283A (en) | Tree decoder having two bit partitioning | |
| JPH0257377B2 (esLanguage) | ||
| US4965470A (en) | High integrated Bi-CMOS logic circuit | |
| JPH08130477A (ja) | 抵抗ストリング型d/a変換器 | |
| JPS62163417A (ja) | 半導体集積回路装置 | |
| US4891534A (en) | Circuit for comparing magnitudes of binary signals | |
| JPH0583104A (ja) | 半導体集積回路 | |
| US4034198A (en) | Multiple generating register | |
| US5373291A (en) | Decoder circuits | |
| JP2855796B2 (ja) | 半導体出力回路 | |
| JPH11163718A (ja) | 論理ゲート | |
| JP2712432B2 (ja) | 多数決論理回路 | |
| JPH05166380A (ja) | 出力バッファ回路 | |
| JPH04332218A (ja) | 出力バッファ回路 | |
| JPH0413852Y2 (esLanguage) | ||
| JP3022695B2 (ja) | バスドライバ回路 | |
| JPH0618325B2 (ja) | プライオリテイ・エンコ−ダ回路 | |
| JPS62231521A (ja) | 半導体集積回路 | |
| JP2527199Y2 (ja) | Icのテストモード設定回路 | |
| JPH02294115A (ja) | 半導体集積回路 |