JPS6340047B2 - - Google Patents
Info
- Publication number
- JPS6340047B2 JPS6340047B2 JP56215652A JP21565281A JPS6340047B2 JP S6340047 B2 JPS6340047 B2 JP S6340047B2 JP 56215652 A JP56215652 A JP 56215652A JP 21565281 A JP21565281 A JP 21565281A JP S6340047 B2 JPS6340047 B2 JP S6340047B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- logic
- outputs
- circuit
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21565281A JPS58111437A (ja) | 1981-12-24 | 1981-12-24 | 論理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21565281A JPS58111437A (ja) | 1981-12-24 | 1981-12-24 | 論理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58111437A JPS58111437A (ja) | 1983-07-02 |
| JPS6340047B2 true JPS6340047B2 (esLanguage) | 1988-08-09 |
Family
ID=16675940
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21565281A Granted JPS58111437A (ja) | 1981-12-24 | 1981-12-24 | 論理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58111437A (esLanguage) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54123051A (en) * | 1978-03-17 | 1979-09-25 | Toshiba Corp | Display device |
| JPS5545055A (en) * | 1978-09-28 | 1980-03-29 | Tokyo Shibaura Electric Co | Display device |
-
1981
- 1981-12-24 JP JP21565281A patent/JPS58111437A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58111437A (ja) | 1983-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4233524A (en) | Multi-function logic circuit | |
| US5825215A (en) | Output buffer circuit | |
| US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
| US5498980A (en) | Ternary/binary converter circuit | |
| US5157283A (en) | Tree decoder having two bit partitioning | |
| US4513432A (en) | Multiple self-contained logic gate counter circuit | |
| JPS6340047B2 (esLanguage) | ||
| JP2513721B2 (ja) | 加算器 | |
| US4631425A (en) | Logic gate circuit having P- and N- channel transistors coupled in parallel | |
| US4798980A (en) | Booth's conversion circuit | |
| US4891534A (en) | Circuit for comparing magnitudes of binary signals | |
| JPH05160684A (ja) | ラッチ回路 | |
| US7425842B2 (en) | Logic basic cell | |
| JPH08130477A (ja) | 抵抗ストリング型d/a変換器 | |
| US5373291A (en) | Decoder circuits | |
| US5742187A (en) | Decoder with reduced architecture | |
| JPH0413852Y2 (esLanguage) | ||
| US4034198A (en) | Multiple generating register | |
| JPS63122314A (ja) | 出力バツフア回路 | |
| JPS59168723A (ja) | 入力回路 | |
| KR920000841B1 (ko) | 디코우더 | |
| JPH09214300A (ja) | プログラマブル・セットリセット・フリップフロップ | |
| JPH11163718A (ja) | 論理ゲート | |
| KR200155047Y1 (ko) | 어드레스 디코더 회로 | |
| GB2251968A (en) | Decoder circuits |