JPS58108091A - メモリ回路 - Google Patents
メモリ回路Info
- Publication number
- JPS58108091A JPS58108091A JP56206538A JP20653881A JPS58108091A JP S58108091 A JPS58108091 A JP S58108091A JP 56206538 A JP56206538 A JP 56206538A JP 20653881 A JP20653881 A JP 20653881A JP S58108091 A JPS58108091 A JP S58108091A
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- buffer
- data latch
- period
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 12
- 230000003068 static effect Effects 0.000 claims 1
- 238000001514 detection method Methods 0.000 abstract description 2
- 239000011159 matrix material Substances 0.000 abstract description 2
- 238000004904 shortening Methods 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 description 4
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56206538A JPS58108091A (ja) | 1981-12-21 | 1981-12-21 | メモリ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56206538A JPS58108091A (ja) | 1981-12-21 | 1981-12-21 | メモリ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58108091A true JPS58108091A (ja) | 1983-06-28 |
| JPS6227473B2 JPS6227473B2 (enExample) | 1987-06-15 |
Family
ID=16525022
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56206538A Granted JPS58108091A (ja) | 1981-12-21 | 1981-12-21 | メモリ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58108091A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6045997A (ja) * | 1983-08-24 | 1985-03-12 | Hitachi Ltd | 半導体装置 |
| JPS6129487A (ja) * | 1984-07-20 | 1986-02-10 | Seiko Epson Corp | 半導体記憶装置 |
| FR2648610A1 (fr) * | 1989-06-15 | 1990-12-21 | Samsung Electronics Co Ltd | Circuit de precharge du tampon de sortie pour une memoire dram |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54152931A (en) * | 1978-05-24 | 1979-12-01 | Hitachi Ltd | Semiconductor memory device |
-
1981
- 1981-12-21 JP JP56206538A patent/JPS58108091A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54152931A (en) * | 1978-05-24 | 1979-12-01 | Hitachi Ltd | Semiconductor memory device |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6045997A (ja) * | 1983-08-24 | 1985-03-12 | Hitachi Ltd | 半導体装置 |
| JPS6129487A (ja) * | 1984-07-20 | 1986-02-10 | Seiko Epson Corp | 半導体記憶装置 |
| FR2648610A1 (fr) * | 1989-06-15 | 1990-12-21 | Samsung Electronics Co Ltd | Circuit de precharge du tampon de sortie pour une memoire dram |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6227473B2 (enExample) | 1987-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0434090B1 (en) | C-MOS differential sense amplifier | |
| JPS59178685A (ja) | 半導体記憶回路 | |
| JPH0330185A (ja) | メモリ素子の出力バッファのプレチャージ制御回路 | |
| US6353573B1 (en) | Clock synchronization semiconductor memory device | |
| US4843596A (en) | Semiconductor memory device with address transition detection and timing control | |
| TW351810B (en) | Row decoder for semiconductor memory device | |
| KR20000076962A (ko) | 반도체 기억 장치, 및 그 내부 회로를 활성화시키기 위한신호의 타이밍 발생 방법 | |
| JPH09171686A (ja) | 出力制御回路を備えたdram | |
| HK70987A (en) | A semiconductor memory | |
| JPS58108091A (ja) | メモリ回路 | |
| US6198680B1 (en) | Circuit for resetting a pair of data buses of a semiconductor memory device | |
| KR20000008774A (ko) | 동기식 디램의 자동 프리차지 장치 | |
| JPH0541085A (ja) | センスアンプ回路 | |
| JPH04265598A (ja) | 半導体メモリ装置 | |
| KR960038975A (ko) | 확장 데이타 출력모드를 가진 반도체 메모리장치 | |
| JPS6030039B2 (ja) | 半導体ダイナミツクメモリ装置 | |
| JPH0490190A (ja) | 半導体記憶装置 | |
| JPS54150045A (en) | Memory circuit | |
| JPH05166397A (ja) | 半導体メモリ装置 | |
| JP2567839B2 (ja) | 半導体記憶装置 | |
| US5787456A (en) | Semiconductor memory device which can perform a high speed operation | |
| KR100242473B1 (ko) | 플립-플롭 회로를 이용한 출력 인에이블 제어회로 | |
| JPH0581859A (ja) | 半導体集積回路装置 | |
| JPH04184790A (ja) | 半導体記憶装置 | |
| JPS5589985A (en) | Semiconductor memory unit |