JPS5763841A - Preparation of semiconductor device - Google Patents

Preparation of semiconductor device

Info

Publication number
JPS5763841A
JPS5763841A JP13959080A JP13959080A JPS5763841A JP S5763841 A JPS5763841 A JP S5763841A JP 13959080 A JP13959080 A JP 13959080A JP 13959080 A JP13959080 A JP 13959080A JP S5763841 A JPS5763841 A JP S5763841A
Authority
JP
Japan
Prior art keywords
layer
region
film
silicon
groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13959080A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6155250B2 (enrdf_load_stackoverflow
Inventor
Kenichiro Ryono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP13959080A priority Critical patent/JPS5763841A/ja
Publication of JPS5763841A publication Critical patent/JPS5763841A/ja
Publication of JPS6155250B2 publication Critical patent/JPS6155250B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76267Vertical isolation by silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76281Lateral isolation by selective oxidation of silicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
JP13959080A 1980-10-06 1980-10-06 Preparation of semiconductor device Granted JPS5763841A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13959080A JPS5763841A (en) 1980-10-06 1980-10-06 Preparation of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13959080A JPS5763841A (en) 1980-10-06 1980-10-06 Preparation of semiconductor device

Publications (2)

Publication Number Publication Date
JPS5763841A true JPS5763841A (en) 1982-04-17
JPS6155250B2 JPS6155250B2 (enrdf_load_stackoverflow) 1986-11-27

Family

ID=15248804

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13959080A Granted JPS5763841A (en) 1980-10-06 1980-10-06 Preparation of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5763841A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58199537A (ja) * 1982-05-14 1983-11-19 Matsushita Electric Ind Co Ltd 高抵抗半導体層の製造方法
US4583282A (en) * 1984-09-14 1986-04-22 Motorola, Inc. Process for self-aligned buried layer, field guard, and isolation
US4948742A (en) * 1987-09-08 1990-08-14 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device
US4997786A (en) * 1986-06-13 1991-03-05 Matsushita Electric Industrial Co., Ltd. Method of fabricating a semiconductor device having buried insulation layer separated by ditches
US5372952A (en) * 1992-04-03 1994-12-13 National Semiconductor Corporation Method for forming isolated semiconductor structures

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58199537A (ja) * 1982-05-14 1983-11-19 Matsushita Electric Ind Co Ltd 高抵抗半導体層の製造方法
US4583282A (en) * 1984-09-14 1986-04-22 Motorola, Inc. Process for self-aligned buried layer, field guard, and isolation
US4997786A (en) * 1986-06-13 1991-03-05 Matsushita Electric Industrial Co., Ltd. Method of fabricating a semiconductor device having buried insulation layer separated by ditches
US4948742A (en) * 1987-09-08 1990-08-14 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device
US5372952A (en) * 1992-04-03 1994-12-13 National Semiconductor Corporation Method for forming isolated semiconductor structures
US5376560A (en) * 1992-04-03 1994-12-27 National Semiconductor Corporation Method for forming isolated semiconductor structures

Also Published As

Publication number Publication date
JPS6155250B2 (enrdf_load_stackoverflow) 1986-11-27

Similar Documents

Publication Publication Date Title
JPS5763841A (en) Preparation of semiconductor device
JPS55113335A (en) Manufacture of semiconductor device
JPS54154272A (en) Contact forming method for semiconductor device
JPS56124270A (en) Manufacture of semiconductor device
JPS56118366A (en) Preparation of semiconductor device
JPS5737830A (en) Manufacture of semiconductor device
JPS57194525A (en) Manufacture of semiconductor device
JPS56105652A (en) Manufacture of semiconductor device
JPS5475273A (en) Manufacture of semiconductor device
JPS5754333A (ja) Handotaisochitosonoseizohoho
JPS54153583A (en) Semiconductor device
JPS5779642A (en) Manufacture of semiconductor device
JPS52124860A (en) Electrode formation method for semiconductor devices
JPS56103445A (en) Production of semiconductor device
JPS5272162A (en) Production of semiconductor device
JPS55156327A (en) Manufacture for semiconductor
JPS5559778A (en) Method of fabricating semiconductor device
JPS56148825A (en) Manufacture of semiconductor device
JPS54147777A (en) Manufacture for semiconductor device
JPS54124687A (en) Production of semiconductor device
JPS55111125A (en) Method for manufacture of semiconductor device
JPS5656682A (en) Manufacture of semiconductor device
JPS5796567A (en) Manufacture of semiconductor device
JPS5710246A (en) Manufacture of semiconductor device
JPS57206071A (en) Semiconductor device and manufacture thereof