JPS57207923A - Transferring device of status information of input- output device - Google Patents
Transferring device of status information of input- output deviceInfo
- Publication number
- JPS57207923A JPS57207923A JP56093190A JP9319081A JPS57207923A JP S57207923 A JPS57207923 A JP S57207923A JP 56093190 A JP56093190 A JP 56093190A JP 9319081 A JP9319081 A JP 9319081A JP S57207923 A JPS57207923 A JP S57207923A
- Authority
- JP
- Japan
- Prior art keywords
- controller
- input
- processing
- status information
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
PURPOSE:To efficiently transfer the status information to the arithmetic controller, by installing a selector which selectively outputs the status information of the input-output device to the input-output controller and a register which holds the status information. CONSTITUTION:When an input-output instruction is outputted from an arithmetic controller to an input-output controller 4, apparatus select signals UL1 and UL0 assigned from the controller 4 are outputted to I/O UNs 0-3 and a selector 10, and ready signals RDY0-RDY3 from prescribed I/Os are selectively inputted into the unit 4 through the selector 10, and thus, the processing is executed. This processing is performed only for a preset time. When the 2nd I/O is accessed from the arithmetic controller, the signals RDY0- RDY3 are held in a register 20 and the signals are transferred to the arithmetic controller. After a prearranged time, a reset signal FWCLR is inputted into the controller 4 through a gate 30 and the processing for the 1st I/O is temporarily stopped, and then, the processing for the 2nd I/O is performed for a prescribed time. After the Prescribed time has passed, the processing, for the 1st I/O is again started.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56093190A JPS57207923A (en) | 1981-06-17 | 1981-06-17 | Transferring device of status information of input- output device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56093190A JPS57207923A (en) | 1981-06-17 | 1981-06-17 | Transferring device of status information of input- output device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57207923A true JPS57207923A (en) | 1982-12-20 |
JPS645338B2 JPS645338B2 (en) | 1989-01-30 |
Family
ID=14075655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56093190A Granted JPS57207923A (en) | 1981-06-17 | 1981-06-17 | Transferring device of status information of input- output device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57207923A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6173339B1 (en) | 1997-12-26 | 2001-01-09 | Fujitsu Limited | System for monitoring execution of commands from a host for shared I/O devices by setting a time-out period based on control parameters sent by the host |
-
1981
- 1981-06-17 JP JP56093190A patent/JPS57207923A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6173339B1 (en) | 1997-12-26 | 2001-01-09 | Fujitsu Limited | System for monitoring execution of commands from a host for shared I/O devices by setting a time-out period based on control parameters sent by the host |
Also Published As
Publication number | Publication date |
---|---|
JPS645338B2 (en) | 1989-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5717019A (en) | Numerical controller | |
JPS57207923A (en) | Transferring device of status information of input- output device | |
JPS5723174A (en) | Arithmetic system using mask register | |
JPS57136203A (en) | Process control system | |
JPS54145447A (en) | Input-output control system | |
JPS5587220A (en) | Interface controller | |
JPS5674738A (en) | Transfer system of display data | |
JPS5535234A (en) | Ic test equipment | |
JPS5729150A (en) | Method and device for arithmetic control | |
JPS5587219A (en) | Connection system for process input-output unit | |
JPS57191758A (en) | System for storing test program in main storage | |
JPS5588140A (en) | Address branch system of microprogram controller | |
JPS5588123A (en) | Channel control system | |
JPS5699531A (en) | Control method for bus usufructuary right of direct memory access channel | |
JPS553047A (en) | Microdiagnosis system | |
ATE72067T1 (en) | METHOD FOR CONTROLLING A DATA TRANSFER BETWEEN A DATA TRANSMITTER AND A DATA RECEIVER VIA A BUS USING A CONTROL DEVICE CONNECTED TO THE BUS. | |
JPS5421229A (en) | Data fetch system | |
JPS5739442A (en) | Input-output control system | |
JPS5498134A (en) | Input/output control system | |
JPS54127240A (en) | Input-output control system | |
JPS56155451A (en) | Electronic computer | |
JPS53104243A (en) | Computer control system of copier | |
JPS57136241A (en) | Data transfer system | |
JPS569845A (en) | Interruption mask control system | |
JPS56121102A (en) | Production controlling system |