JPS57168324A - Bus control circuit - Google Patents

Bus control circuit

Info

Publication number
JPS57168324A
JPS57168324A JP5330981A JP5330981A JPS57168324A JP S57168324 A JPS57168324 A JP S57168324A JP 5330981 A JP5330981 A JP 5330981A JP 5330981 A JP5330981 A JP 5330981A JP S57168324 A JPS57168324 A JP S57168324A
Authority
JP
Japan
Prior art keywords
signal
reduced
bus
time
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5330981A
Other languages
English (en)
Inventor
Masahiro Hata
Shuji Yoshida
Kenji Morosawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5330981A priority Critical patent/JPS57168324A/ja
Publication of JPS57168324A publication Critical patent/JPS57168324A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP5330981A 1981-04-09 1981-04-09 Bus control circuit Pending JPS57168324A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5330981A JPS57168324A (en) 1981-04-09 1981-04-09 Bus control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5330981A JPS57168324A (en) 1981-04-09 1981-04-09 Bus control circuit

Publications (1)

Publication Number Publication Date
JPS57168324A true JPS57168324A (en) 1982-10-16

Family

ID=12939113

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5330981A Pending JPS57168324A (en) 1981-04-09 1981-04-09 Bus control circuit

Country Status (1)

Country Link
JP (1) JPS57168324A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59101545U (ja) * 1982-12-24 1984-07-09 横河電機株式会社 共通バス使用権管理装置
JPH01211060A (ja) * 1988-02-18 1989-08-24 Yokogawa Electric Corp アクセス制御権調停回路
EP0866404A2 (en) * 1997-03-20 1998-09-23 Sun Microsystems, Inc. Unbalanced multiplexer and arbiter combination

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59101545U (ja) * 1982-12-24 1984-07-09 横河電機株式会社 共通バス使用権管理装置
JPH01211060A (ja) * 1988-02-18 1989-08-24 Yokogawa Electric Corp アクセス制御権調停回路
EP0866404A2 (en) * 1997-03-20 1998-09-23 Sun Microsystems, Inc. Unbalanced multiplexer and arbiter combination
EP0866404A3 (en) * 1997-03-20 2002-09-04 Sun Microsystems, Inc. Unbalanced multiplexer and arbiter combination

Similar Documents

Publication Publication Date Title
EP0111262A3 (en) Output multiplexer having one gate delay
JPS57168324A (en) Bus control circuit
JPS53149755A (en) Buffer circuit
JPS5745717A (en) Signal change detector
JPS57138220A (en) Data input equipment for logical circuit
JPS553234A (en) Self-supporting cmos latch circuit
JPS5730427A (en) Signal automatic switching circuit
JPS5671358A (en) Control system for button telephone
JPS56108130A (en) Switch circuit
JPS5537644A (en) Input-output circuit of microcomputer
JPS5449039A (en) Logic circuit
JPS57193181A (en) Video signal switch
JPS5450231A (en) Encode circuit for contactless switch
JPS57100526A (en) Key input controlling system
JPS56152381A (en) Special effect device
JPS6467047A (en) Data input/output device
JPS5748825A (en) Schmitt circuit
JPS57106266A (en) Discriminating reproducing circuit
JPS52154981A (en) Remote monitoring control system
JPS5792991A (en) Remote control device
JPS6476251A (en) Data bus terminal equipment
JPS53102639A (en) Control card
JPS5525240A (en) Synchronous data transmission system
JPS5526766A (en) Terminal-circuit-side transmitter circuit of repeater
JPS553249A (en) Information transmission system