JPS57106266A - Discriminating reproducing circuit - Google Patents
Discriminating reproducing circuitInfo
- Publication number
- JPS57106266A JPS57106266A JP55181902A JP18190280A JPS57106266A JP S57106266 A JPS57106266 A JP S57106266A JP 55181902 A JP55181902 A JP 55181902A JP 18190280 A JP18190280 A JP 18190280A JP S57106266 A JPS57106266 A JP S57106266A
- Authority
- JP
- Japan
- Prior art keywords
- discriminating
- control signal
- input
- signal
- reproducing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/20—Repeater circuits; Relay circuits
- H04L25/24—Relay circuits using discharge tubes or semiconductor devices
- H04L25/242—Relay circuits using discharge tubes or semiconductor devices with retiming
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
PURPOSE:To realize a common circuit for 2R discriminating reproducing as well as 3R discriminating reproducing to facilitate making a repeater into an IC, by switching the control signal level in the optical transmission system or the like. CONSTITUTION:A signal to be discriminated, a clock signal, and a control signal are inputted to terminals 1-3 respectively. When the control signal is ''H'', a gate circut 10 gives the signal to discriminated to an input D of an FF20 and gives the clock signal to an input C. A gate circuit 30 gives the Q' output of the FF20 to an input R of the FF20 through a delay circuit 40 by the control signal. Meanwhile, when the control signal is ''L'', the signal to be discriminated is given to the input C, and the Q' output is given to the input R through a delay circuit 50. Consequently, 3R discriminating reproducing and 2R discriminating reproducing are executed for ''H'' and ''L'' of the control signal respectively by the operation of the FF20.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55181902A JPS57106266A (en) | 1980-12-24 | 1980-12-24 | Discriminating reproducing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55181902A JPS57106266A (en) | 1980-12-24 | 1980-12-24 | Discriminating reproducing circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57106266A true JPS57106266A (en) | 1982-07-02 |
Family
ID=16108878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55181902A Pending JPS57106266A (en) | 1980-12-24 | 1980-12-24 | Discriminating reproducing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106266A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60197052A (en) * | 1984-03-19 | 1985-10-05 | Nippon Telegr & Teleph Corp <Ntt> | Digital repeating installation |
JPS62107541A (en) * | 1985-11-05 | 1987-05-18 | Matsushita Electric Ind Co Ltd | Power line carrier communication repeater |
-
1980
- 1980-12-24 JP JP55181902A patent/JPS57106266A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60197052A (en) * | 1984-03-19 | 1985-10-05 | Nippon Telegr & Teleph Corp <Ntt> | Digital repeating installation |
JPH0576818B2 (en) * | 1984-03-19 | 1993-10-25 | Nippon Telegraph & Telephone | |
JPS62107541A (en) * | 1985-11-05 | 1987-05-18 | Matsushita Electric Ind Co Ltd | Power line carrier communication repeater |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0111262A3 (en) | Output multiplexer having one gate delay | |
JPS57106266A (en) | Discriminating reproducing circuit | |
JPS56116145A (en) | Memory system of loop transmission | |
JPS56157164A (en) | Conference system | |
JPS55118138A (en) | Priority control system | |
JPS56120233A (en) | Station device for optical data | |
JPS5781740A (en) | Transmitter of pcm signal | |
JPS55128930A (en) | Automatic switch transmission device for input signal | |
JPS5673946A (en) | Loop constituting system for data transmission system | |
JPS57168324A (en) | Bus control circuit | |
JPS5784643A (en) | Signal separation circuit | |
JPS56103561A (en) | Quantization feedback circuit | |
JPS57106264A (en) | System for data reproducing | |
JPS56140600A (en) | Reader for read-only memory | |
JPS5779772A (en) | Fadar circuit | |
JPS51146152A (en) | Signal selection circuit | |
JPS5769985A (en) | Two dimension digital filter device | |
JPS5664535A (en) | Coder/decoder monitor circuit | |
JPS57108925A (en) | Switch input circuit | |
JPS57147330A (en) | Logical circuit | |
JPS5450231A (en) | Encode circuit for contactless switch | |
JPS56131242A (en) | Signal receiving circuit | |
JPS5787627A (en) | Exclusive or circuit and exclusive nor circuit for display body driving circuit | |
JPS53106108A (en) | Signal transmitting circuit | |
JPS55134402A (en) | Process control unit |