JPS57136263A - Automatic resetting device of microcomputer - Google Patents

Automatic resetting device of microcomputer

Info

Publication number
JPS57136263A
JPS57136263A JP56021861A JP2186181A JPS57136263A JP S57136263 A JPS57136263 A JP S57136263A JP 56021861 A JP56021861 A JP 56021861A JP 2186181 A JP2186181 A JP 2186181A JP S57136263 A JPS57136263 A JP S57136263A
Authority
JP
Japan
Prior art keywords
cpu1
memory
address
data
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56021861A
Other languages
Japanese (ja)
Inventor
Yoshikazu Yokomizo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP56021861A priority Critical patent/JPS57136263A/en
Publication of JPS57136263A publication Critical patent/JPS57136263A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation

Abstract

PURPOSE:To realize the restart of a CPU, by executing a useless instruction when the CPU has a fault. CONSTITUTION:When a CPU1 runs away and tries to fetch a memory space which does not exist actually, a signal of H level is delivered from an OR gate 4. As a result, a memory 3 is chip-selected and the data is delivered to data buses D0-D7 to execute the 1-operation of an 1-byte instruction. The CPU1 reads this data, and the contents of a program counter to count the address of the memory 3 in the CPU1 is increased. The execution of the 1-operation is repeated to repeat the increment of the program counter. Meanwhile the youngest address of an existing memory is fetched. The area of this address is written in a prescribed restart routine, and as a result the execution is possible again to a normal program for the CPU1.
JP56021861A 1981-02-17 1981-02-17 Automatic resetting device of microcomputer Pending JPS57136263A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56021861A JPS57136263A (en) 1981-02-17 1981-02-17 Automatic resetting device of microcomputer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56021861A JPS57136263A (en) 1981-02-17 1981-02-17 Automatic resetting device of microcomputer

Publications (1)

Publication Number Publication Date
JPS57136263A true JPS57136263A (en) 1982-08-23

Family

ID=12066893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56021861A Pending JPS57136263A (en) 1981-02-17 1981-02-17 Automatic resetting device of microcomputer

Country Status (1)

Country Link
JP (1) JPS57136263A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0120186A2 (en) * 1983-03-24 1984-10-03 International Business Machines Corporation Apparatus for automatic instruction parity error recovery
US4924541A (en) * 1987-03-10 1990-05-15 Jitsuo Inagaki Bed pad, an automobile seat pad, a pillow or a similar cushionlike item

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0120186A2 (en) * 1983-03-24 1984-10-03 International Business Machines Corporation Apparatus for automatic instruction parity error recovery
US4924541A (en) * 1987-03-10 1990-05-15 Jitsuo Inagaki Bed pad, an automobile seat pad, a pillow or a similar cushionlike item

Similar Documents

Publication Publication Date Title
DE69728632D1 (en) Single-step execution of processor and subsystem pipelines while troubleshooting a data processing system
RU95112473A (en) MICROCOMPUTER
JPS5729153A (en) Control system for instruction processing order
JPS57136263A (en) Automatic resetting device of microcomputer
JPS5532118A (en) Data processing system
JPS55123739A (en) Memory content prefetch control system
JPS57105070A (en) Control system of register interference
JPS5671129A (en) Data processing system
JPS57178553A (en) Multiprocessor system
JPS57164347A (en) Undefined instruction detector for one chip microcomputer
JPS57136206A (en) Sequence controller
JPS57136262A (en) Automatic resetting device of microcomputer
JPS57134754A (en) Automatic restoring device for microcomputer
JPS56117259A (en) Control method of copying machine
JPS5794999A (en) Protection system for microinstruction control memory
JPS57191758A (en) System for storing test program in main storage
JPS57152048A (en) Information processor
JPS5776640A (en) Diagnostic system for additional processor
JPS5556253A (en) Data processor
JPS57132255A (en) Program tracing system
JPS55134423A (en) Input/output control system
JPS5553747A (en) Computer of order pre-fetch system
JPS5617402A (en) Programmable sequence controller
JPS5510659A (en) Data processor
JPS5633746A (en) Arithmetic processor having logging function