JPS57109335A - Positional matching method between mask substrate and wafer - Google Patents

Positional matching method between mask substrate and wafer

Info

Publication number
JPS57109335A
JPS57109335A JP55185906A JP18590680A JPS57109335A JP S57109335 A JPS57109335 A JP S57109335A JP 55185906 A JP55185906 A JP 55185906A JP 18590680 A JP18590680 A JP 18590680A JP S57109335 A JPS57109335 A JP S57109335A
Authority
JP
Japan
Prior art keywords
mask substrate
wafer
matching reference
masks
matching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55185906A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6142410B2 (enrdf_load_stackoverflow
Inventor
Toshiaki Shinozaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55185906A priority Critical patent/JPS57109335A/ja
Publication of JPS57109335A publication Critical patent/JPS57109335A/ja
Publication of JPS6142410B2 publication Critical patent/JPS6142410B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
    • G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Electron Beam Exposure (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
JP55185906A 1980-12-26 1980-12-26 Positional matching method between mask substrate and wafer Granted JPS57109335A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55185906A JPS57109335A (en) 1980-12-26 1980-12-26 Positional matching method between mask substrate and wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55185906A JPS57109335A (en) 1980-12-26 1980-12-26 Positional matching method between mask substrate and wafer

Publications (2)

Publication Number Publication Date
JPS57109335A true JPS57109335A (en) 1982-07-07
JPS6142410B2 JPS6142410B2 (enrdf_load_stackoverflow) 1986-09-20

Family

ID=16178945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55185906A Granted JPS57109335A (en) 1980-12-26 1980-12-26 Positional matching method between mask substrate and wafer

Country Status (1)

Country Link
JP (1) JPS57109335A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59134830A (ja) * 1982-12-30 1984-08-02 トムソン−セ−エスエフ ２つのクロ−ズアツプ平面上のパタ−ンの光学的配列方法およびその装置
JPS60173835A (ja) * 1984-01-30 1985-09-07 Nippon Telegr & Teleph Corp <Ntt> 回折格子によるギヤツプ制御法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59134830A (ja) * 1982-12-30 1984-08-02 トムソン−セ−エスエフ ２つのクロ−ズアツプ平面上のパタ−ンの光学的配列方法およびその装置
JPS60173835A (ja) * 1984-01-30 1985-09-07 Nippon Telegr & Teleph Corp <Ntt> 回折格子によるギヤツプ制御法

Also Published As

Publication number Publication date
JPS6142410B2 (enrdf_load_stackoverflow) 1986-09-20

Similar Documents

Publication Publication Date Title
JPS5332759A (en) Precision coordinate position detection and position control unit by composite diffration grating method
JPS57109335A (en) Positional matching method between mask substrate and wafer
JPS5494881A (en) Exposure method
JPS57130431A (en) Manufacture of semiconductor device
JPS56140626A (en) Manufacture of semiconductor device
JPS6488546A (en) Method for exposing thick film resist
JPS55133538A (en) Manufacturing method of semiconductor device
JPS57155539A (en) Mask
JPS5630723A (en) Pattern formation by electron beam exposing device
JPS6450529A (en) Wafer alignment
JPS5339060A (en) Lot number marking method to wafers
JPS577932A (en) Manufacture of semiconductor device
JPS53112673A (en) Mask alignment method in semiconductor device manufacturing process and photo mask used for its execution
JPS56169329A (en) Manufacture of integrated circuit
JPS5656633A (en) Manufacture of semiconductor element
JPS568822A (en) Manufacture of semiconductor device
JPS57138563A (en) Method of grinding thin film pattern
JPS5691434A (en) Method for forming pattern of deposited film by lift-off method
JPS53139982A (en) Exposure apparatus of semiconductor substrates
JPS5381083A (en) Focusing method of projection exposure apparatus
JPS5543843A (en) Semiconductor wafer and exposure mask for process thereof
JPS5768028A (en) Specimen substrate for charged beam exposure
JPS5459082A (en) Double-sided pattern forming method for semiconductor wafer
JPS56116624A (en) Manufacture of semiconductor device
JPS5381079A (en) Mask forming method