JPS5677983A - Decorder circuit - Google Patents
Decorder circuitInfo
- Publication number
- JPS5677983A JPS5677983A JP15458079A JP15458079A JPS5677983A JP S5677983 A JPS5677983 A JP S5677983A JP 15458079 A JP15458079 A JP 15458079A JP 15458079 A JP15458079 A JP 15458079A JP S5677983 A JPS5677983 A JP S5677983A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- circuit
- word line
- output
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/001—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used
- H03M7/005—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits characterised by the elements used using semiconductor devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54154580A JPS5828676B2 (ja) | 1979-11-29 | 1979-11-29 | デコ−ダ回路 |
CA000365063A CA1167117A (en) | 1979-11-29 | 1980-11-20 | Decoder circuit |
EP80304234A EP0030118B1 (en) | 1979-11-29 | 1980-11-26 | A decoder circuit |
DE8080304234T DE3069568D1 (en) | 1979-11-29 | 1980-11-26 | A decoder circuit |
IE2459/80A IE50517B1 (en) | 1979-11-29 | 1980-11-26 | A decoder circuit |
US06/210,661 US4446386A (en) | 1979-11-29 | 1980-11-26 | MOS Decoder circuit using phase clocking for reducing the power consumption |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54154580A JPS5828676B2 (ja) | 1979-11-29 | 1979-11-29 | デコ−ダ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5677983A true JPS5677983A (en) | 1981-06-26 |
JPS5828676B2 JPS5828676B2 (ja) | 1983-06-17 |
Family
ID=15587315
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54154580A Expired JPS5828676B2 (ja) | 1979-11-29 | 1979-11-29 | デコ−ダ回路 |
Country Status (6)
Country | Link |
---|---|
US (1) | US4446386A (ja) |
EP (1) | EP0030118B1 (ja) |
JP (1) | JPS5828676B2 (ja) |
CA (1) | CA1167117A (ja) |
DE (1) | DE3069568D1 (ja) |
IE (1) | IE50517B1 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59135690A (ja) * | 1982-12-27 | 1984-08-03 | Fujitsu Ltd | デコ−ダ回路 |
FR2591789B1 (fr) * | 1985-12-17 | 1988-02-19 | Labo Electronique Physique | Circuit decodeur pour memoire ram statique |
JPS6366789A (ja) * | 1986-09-09 | 1988-03-25 | Mitsubishi Electric Corp | Cmos行デコ−ダ回路 |
JP2598081B2 (ja) * | 1988-05-16 | 1997-04-09 | 株式会社東芝 | 半導体メモリ |
US5450027A (en) * | 1994-04-08 | 1995-09-12 | At&T Corp. | Low-power-dissipation CMOS circuits |
FR2724483B1 (fr) * | 1994-09-12 | 1996-12-27 | Sgs Thomson Microelectronics | Procede de decodage d'adresse dans une memoire en circuit integre et circuit memoire mettant en oeuvre le procede |
US5572150A (en) * | 1995-04-10 | 1996-11-05 | International Business Machines Corporation | Low power pre-discharged ratio logic |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1502270A (en) * | 1974-10-30 | 1978-03-01 | Hitachi Ltd | Word line driver circuit in memory circuit |
JPS51139247A (en) * | 1975-05-28 | 1976-12-01 | Hitachi Ltd | Mos logic circuit |
JPS6023432B2 (ja) * | 1977-12-09 | 1985-06-07 | 株式会社日立製作所 | Mosメモリ |
JPS5481046A (en) * | 1977-12-12 | 1979-06-28 | Fujitsu Ltd | Decoder circuit |
JPS5484936A (en) * | 1977-12-20 | 1979-07-06 | Fujitsu Ltd | Decoder circuit |
-
1979
- 1979-11-29 JP JP54154580A patent/JPS5828676B2/ja not_active Expired
-
1980
- 1980-11-20 CA CA000365063A patent/CA1167117A/en not_active Expired
- 1980-11-26 US US06/210,661 patent/US4446386A/en not_active Expired - Lifetime
- 1980-11-26 DE DE8080304234T patent/DE3069568D1/de not_active Expired
- 1980-11-26 EP EP80304234A patent/EP0030118B1/en not_active Expired
- 1980-11-26 IE IE2459/80A patent/IE50517B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0030118A3 (en) | 1982-03-03 |
CA1167117A (en) | 1984-05-08 |
IE50517B1 (en) | 1986-04-30 |
EP0030118A2 (en) | 1981-06-10 |
US4446386A (en) | 1984-05-01 |
EP0030118B1 (en) | 1984-10-31 |
DE3069568D1 (en) | 1984-12-06 |
JPS5828676B2 (ja) | 1983-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6437797A (en) | Eprom device | |
EP0129661A3 (en) | Bootstrap driver circuits for a mos memory | |
JPS55149871A (en) | Line voltage detector | |
JPS5480041A (en) | Decoder circuit using power switch | |
KR930003540A (ko) | 노이즈가 억제되는 데이타 출력 버퍼 | |
GB1529717A (en) | Semiconductor integrated circuit device composed of insulated gate field-effect transistors | |
KR910010505A (ko) | 반도체 집적회로, 반도체 메모리 및 마이크로 프로세서 | |
KR890010906A (ko) | 스태틱 ram의 출력회로 | |
JPS5677980A (en) | Semiconductor memory device | |
JPS5641579A (en) | Address selector | |
JPS56117391A (en) | Buffer circuit | |
KR900011012A (ko) | 반도체 메모리 집적회로 | |
KR900002323A (ko) | 메모리 셀의 센스앰프 구동회로 | |
JPS5677983A (en) | Decorder circuit | |
JPS5693173A (en) | Decoder circuit | |
KR860009418A (ko) | 반도체 메모리 장치의 디코오더 회로 | |
KR920001533A (ko) | 반도체 집적회로 | |
JPS5769586A (en) | Semiconductor memory device | |
KR940003187A (ko) | 시모스(cmos) 3-스테이트 버퍼회로 및 그 제어방법 | |
KR900019041A (ko) | 반도체 메모리 | |
JPS55132589A (en) | Semiconductor memory unit | |
JPS5733493A (en) | Semiconductor storage device | |
JPS57147193A (en) | Address buffer | |
KR930003161A (ko) | 반도체 메모리의 리던던시 회로 | |
JPS5423337A (en) | Semiconductor memory unit |