JPS5633863A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS5633863A JPS5633863A JP10913979A JP10913979A JPS5633863A JP S5633863 A JPS5633863 A JP S5633863A JP 10913979 A JP10913979 A JP 10913979A JP 10913979 A JP10913979 A JP 10913979A JP S5633863 A JPS5633863 A JP S5633863A
- Authority
- JP
- Japan
- Prior art keywords
- package
- semiconductor chip
- covering
- ceramic
- glass
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
- H01L23/556—Protection against radiation, e.g. light or electromagnetic waves against alpha rays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
Abstract
PURPOSE:To perform a highly reliable alpha-ray screening at a low cost by a method wherein a metal plated layer is formed covering an active region on the surface of a semiconductor chip. CONSTITUTION:A ceramic package 1 itself consists of a ceramic cap 1a and a ceramic base 1b, and both of which are hermetically sealed with glass 2 having the low melting point. In an interior void 1c of the package 1, a semiconductor chip 3 is fixed on a ceramic base 1b by brazing metal or glass 4. A metal plated layer 7, having sufficient thickness to screen alpha-rays emitted from the package 1, is formed on a passivation film which is covering the surface of the semiconductor chip 3 sealed in the package 1 in such way that it is covering an active region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10913979A JPS5633863A (en) | 1979-08-29 | 1979-08-29 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10913979A JPS5633863A (en) | 1979-08-29 | 1979-08-29 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5633863A true JPS5633863A (en) | 1981-04-04 |
Family
ID=14502578
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10913979A Pending JPS5633863A (en) | 1979-08-29 | 1979-08-29 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5633863A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553125A (en) * | 1981-10-14 | 1985-11-12 | Hitachi, Ltd. | High voltage resistance element |
JPH0669185U (en) * | 1993-03-08 | 1994-09-27 | 株式会社タナカ化工 | Inner packaging material for packaging circular blades such as circular saws |
-
1979
- 1979-08-29 JP JP10913979A patent/JPS5633863A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553125A (en) * | 1981-10-14 | 1985-11-12 | Hitachi, Ltd. | High voltage resistance element |
JPH0669185U (en) * | 1993-03-08 | 1994-09-27 | 株式会社タナカ化工 | Inner packaging material for packaging circular blades such as circular saws |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5591145A (en) | Production of ceramic package | |
GB1335654A (en) | Packages for semiconductor chips | |
JPS5472696A (en) | Package for super miniature size piezoelectric oscillator | |
EP0029858A4 (en) | Semiconductor device. | |
JPS56122156A (en) | Lead frame for semiconductor device | |
JPS5586144A (en) | Semiconductor device | |
JPS5633863A (en) | Semiconductor device | |
JPS55163877A (en) | Semiconductor integrated circuit device | |
JPS5633864A (en) | Semiconductor device | |
JPS55128845A (en) | Semiconductor device | |
JPS55165658A (en) | Semiconductor device | |
JPS6489546A (en) | Semiconductor device | |
JPS5745262A (en) | Sealing and fitting structure of semiconductor device | |
JPS55140250A (en) | Semiconductor device | |
JPS5662342A (en) | Semiconductor device | |
JPS5411690A (en) | Semiconductor laser unit | |
JPS5456364A (en) | Semicondutor package | |
JPS5680148A (en) | Semiconductor device | |
JPS5739557A (en) | Semiconductor device | |
JPS5487183A (en) | Package for semiconductor device | |
JPS52155057A (en) | Glass sealed type semiconductor device | |
JPS55128850A (en) | Semiconductor device | |
JPS55163864A (en) | Semiconductor device | |
JPS6420630A (en) | Manufacture of semiconductor device | |
JPS5723251A (en) | Semiconductor device |