JPS56162831A - Forming method for electrode and wiring layer - Google Patents
Forming method for electrode and wiring layerInfo
- Publication number
- JPS56162831A JPS56162831A JP6751680A JP6751680A JPS56162831A JP S56162831 A JPS56162831 A JP S56162831A JP 6751680 A JP6751680 A JP 6751680A JP 6751680 A JP6751680 A JP 6751680A JP S56162831 A JPS56162831 A JP S56162831A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- aluminum
- oxidized
- aluminum layer
- wiring layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 abstract 8
- 229910052782 aluminium Inorganic materials 0.000 abstract 8
- 239000011347 resin Substances 0.000 abstract 3
- 229920005989 resin Polymers 0.000 abstract 3
- 239000004065 semiconductor Substances 0.000 abstract 3
- VZGDMQKNWNREIO-UHFFFAOYSA-N tetrachloromethane Chemical group ClC(Cl)(Cl)Cl VZGDMQKNWNREIO-UHFFFAOYSA-N 0.000 abstract 2
- 238000001312 dry etching Methods 0.000 abstract 1
- 230000003647 oxidation Effects 0.000 abstract 1
- 238000007254 oxidation reaction Methods 0.000 abstract 1
- 238000001020 plasma etching Methods 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
PURPOSE:To form a fine electrode wiring layer by forming a predetermined pattern of photosensitive resin layer on an aluminum layer having an oxidized aluminum layer on the surface on a semiconductor and plasma etching the oxidized aluminum and the aluminum under the resin layer. CONSTITUTION:An aluminum layer 4 is formed through an Si oxidized film 3 on a semiconductor substrate 1 having a semiconductor active region 2, an oxidized aluminum layer 5 is formed on the surface by an anodic oxidation or the like, a photosensitive resin layer (AZ-1350 or the like) 6 is then formed in a predetermined pattern, is etched in the plasmatic atmosphere of gas containing a composition of CCl4:N2:O2=1:2:7 under reduced pressure, and the oxidized aluminum layer and the aluminum layer are removed under the layer 6. Thus, it can form the microminiature pattern peculiar for a dry etching withiout occurring an undercut phenomenon.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6751680A JPS56162831A (en) | 1980-05-19 | 1980-05-19 | Forming method for electrode and wiring layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6751680A JPS56162831A (en) | 1980-05-19 | 1980-05-19 | Forming method for electrode and wiring layer |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56162831A true JPS56162831A (en) | 1981-12-15 |
Family
ID=13347221
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6751680A Pending JPS56162831A (en) | 1980-05-19 | 1980-05-19 | Forming method for electrode and wiring layer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56162831A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52120782A (en) * | 1976-04-05 | 1977-10-11 | Nec Corp | Manufacture of semiconductor device |
JPS531198A (en) * | 1976-05-14 | 1978-01-07 | Int Plasma Corp | Method of etching silicon dioxide |
-
1980
- 1980-05-19 JP JP6751680A patent/JPS56162831A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52120782A (en) * | 1976-04-05 | 1977-10-11 | Nec Corp | Manufacture of semiconductor device |
JPS531198A (en) * | 1976-05-14 | 1978-01-07 | Int Plasma Corp | Method of etching silicon dioxide |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52120782A (en) | Manufacture of semiconductor device | |
JPS56162831A (en) | Forming method for electrode and wiring layer | |
JPS556844A (en) | Method of formating wiring pattern | |
JPS57130431A (en) | Manufacture of semiconductor device | |
JPS5569264A (en) | Etching method | |
JPS56100420A (en) | Plasma etching method for oxidized silicon film | |
JPS56122143A (en) | Manufacture of semiconductor device | |
JPS5587436A (en) | Method of producing semiconductor device | |
JPS55128830A (en) | Method of working photoresist film | |
JPS56103424A (en) | Plasma etching method | |
JPS55132038A (en) | Forming method for metallic electrode on semiconductor substrate | |
JPS6436024A (en) | Formation of wiring of semiconductor device | |
JPS57201026A (en) | Manufacture of semiconductor device | |
JPS5555532A (en) | Method of manufacturing semiconductor integrated circuit | |
JPS5726430A (en) | Forming method for electrode and wiring layer of semiconductor device | |
JPS56115537A (en) | Forming method of infinitesimal pattern | |
JPS5743431A (en) | Manufacture of semiconductor device | |
JPS57210632A (en) | Forming method for wiring pattern | |
JPS5726431A (en) | Forming method for electrode and wiring layer of semiconductor device | |
JPS6420624A (en) | Manufacture of semiconductor device | |
JPS57106051A (en) | Manufacture of semiconductor device | |
JPS57100734A (en) | Etching method for semiconductor substrate | |
JPS5759331A (en) | Manufacture of semiconductor device | |
JPS559481A (en) | Method of forming fine pattern | |
JPS57124443A (en) | Forming method for electrode layer |