JPS56156093A - Channel memory control system for time-division switchboard - Google Patents

Channel memory control system for time-division switchboard

Info

Publication number
JPS56156093A
JPS56156093A JP5893280A JP5893280A JPS56156093A JP S56156093 A JPS56156093 A JP S56156093A JP 5893280 A JP5893280 A JP 5893280A JP 5893280 A JP5893280 A JP 5893280A JP S56156093 A JPS56156093 A JP S56156093A
Authority
JP
Japan
Prior art keywords
channel
channel memory
writing
control device
external control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5893280A
Other languages
Japanese (ja)
Other versions
JPS596556B2 (en
Inventor
Kosei Hori
Terushige Sugimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP5893280A priority Critical patent/JPS596556B2/en
Publication of JPS56156093A publication Critical patent/JPS56156093A/en
Publication of JPS596556B2 publication Critical patent/JPS596556B2/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To realize a high speed and high multiplication with a small capacity, by reading or writing the data information given from an external control device with the other channel memory when a reading or writing is carried out with a channel memory. CONSTITUTION:A channel memory SPMO or SPM1 is selected according to whether the 6-bits information given from an external control device via an address line ADA is an even channel designation or an odd channel designation. The data information given from an incoming highway IHW is written into the 2-split channel memories SPM0 and SPM1 alternately. In case a writing is given to one of the two memories from the highway IHW, the data information from an external control device is read out or written into/out the other memory. Thus a time division is carried out.
JP5893280A 1980-05-02 1980-05-02 Channel memory control method in time division switching equipment Expired JPS596556B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5893280A JPS596556B2 (en) 1980-05-02 1980-05-02 Channel memory control method in time division switching equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5893280A JPS596556B2 (en) 1980-05-02 1980-05-02 Channel memory control method in time division switching equipment

Publications (2)

Publication Number Publication Date
JPS56156093A true JPS56156093A (en) 1981-12-02
JPS596556B2 JPS596556B2 (en) 1984-02-13

Family

ID=13098598

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5893280A Expired JPS596556B2 (en) 1980-05-02 1980-05-02 Channel memory control method in time division switching equipment

Country Status (1)

Country Link
JP (1) JPS596556B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59225693A (en) * 1983-06-06 1984-12-18 Nitsuko Ltd Time switch in time division channel

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59225693A (en) * 1983-06-06 1984-12-18 Nitsuko Ltd Time switch in time division channel

Also Published As

Publication number Publication date
JPS596556B2 (en) 1984-02-13

Similar Documents

Publication Publication Date Title
GB1320935A (en) Data storage
JPS56134390A (en) Rom element
GB1470702A (en) Control circuit for a digital switching system
JPS56156093A (en) Channel memory control system for time-division switchboard
JPS57111757A (en) Track buffer memory system
JPS5715271A (en) Memory device
JPS54134934A (en) Semiconductor memory device
JPS56156978A (en) Memory control system
JPS5730029A (en) File area managing system
JPS54128226A (en) Random access memory
JPS5745658A (en) Data storage system
JPS57182247A (en) Buffer memory device
SU1010653A1 (en) Memory device
JPS57135498A (en) Semiconductor memory
JPS5740790A (en) Storage control system
JPS57192152A (en) Message communicating system
JPS5769593A (en) Write-in device of read only memory
SU972588A1 (en) Device for controlling data recording to memory unit
JPS5718069A (en) Information storage device
SU1034069A1 (en) Buffer memory
JPS6441599A (en) Time switch circuit
JPS5748149A (en) Memory device
JPS5562580A (en) Buffer memory unit
SU568194A2 (en) Apparatus for time-related switching of asynchronous pulse channels
JPS5610754A (en) Time-division multiplied signal access system