JPS5562592A - Non-volatile semiconductor memory control circuit - Google Patents
Non-volatile semiconductor memory control circuitInfo
- Publication number
- JPS5562592A JPS5562592A JP13478778A JP13478778A JPS5562592A JP S5562592 A JPS5562592 A JP S5562592A JP 13478778 A JP13478778 A JP 13478778A JP 13478778 A JP13478778 A JP 13478778A JP S5562592 A JPS5562592 A JP S5562592A
- Authority
- JP
- Japan
- Prior art keywords
- time
- terminal
- circuit
- address
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Abstract
PURPOSE:To prevent degradation of the storage state of a memory and simplify peripheral circuits by constituting a circuit so that a read signal output may be generated only when an address selection signal is applied to the address input terminal. CONSTITUTION:The address selection signal applied to terminal 4 is applied to AND gate circuits 81-8n and is inputted to address decoder circuit 2 by the address input enable signal applied to terminal 15 at a read time. Then, the output of circuit 2 is applied to one input terminals of AND gate circuits 71-7n, and further, the output of OR gate circuit 9 is applied to the other input terminals of circuits 71-7n. Meanwhile, in case that the logical level at input terminal A of AND gate circuit 10 becomes ''1'' at time t1 by the signal applied to terminal 15, the logical level at input terminal B becomes ''0'' at time t2 after time t1. Therefore, pulse signals are generated at output terminal C of circuit 10 from time t1 to time t2. By using these signals as read signals, read signals can be generated automatically only at an address selection time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53134787A JPS5841600B2 (en) | 1978-10-31 | 1978-10-31 | Non-volatile semiconductor memory control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53134787A JPS5841600B2 (en) | 1978-10-31 | 1978-10-31 | Non-volatile semiconductor memory control circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5562592A true JPS5562592A (en) | 1980-05-12 |
JPS5841600B2 JPS5841600B2 (en) | 1983-09-13 |
Family
ID=15136532
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53134787A Expired JPS5841600B2 (en) | 1978-10-31 | 1978-10-31 | Non-volatile semiconductor memory control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5841600B2 (en) |
-
1978
- 1978-10-31 JP JP53134787A patent/JPS5841600B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5841600B2 (en) | 1983-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5671878A (en) | Semiconductor memory device | |
JPS5619586A (en) | Semiconductor memory unit | |
JPS5480041A (en) | Decoder circuit using power switch | |
JPS56101694A (en) | Semiconductor circuit | |
JPS5733493A (en) | Semiconductor storage device | |
JPS5562588A (en) | Semiconductor memory circuit | |
JPS567132A (en) | Contact input circuit | |
JPS5562592A (en) | Non-volatile semiconductor memory control circuit | |
JPS54107638A (en) | Memory data readout circuit in semiconductor memory unit | |
JPS5671881A (en) | Decoder circuit | |
JPS5562589A (en) | Semiconductor memory circuit | |
JPS57210500A (en) | Semiconductor storage device | |
JPS54148339A (en) | Memory device | |
JPS55135960A (en) | Micro-computer | |
JPS5616991A (en) | Semicondcutor memory unit | |
JPS5589985A (en) | Semiconductor memory unit | |
JPS5714955A (en) | Priority selection device of plural series memories | |
JPS5378131A (en) | Semiconductor memory element | |
JPS5672745A (en) | Priority circuit | |
JPS5737795A (en) | Read-only memory element | |
JPS5641600A (en) | Detection system for memory capacity | |
JPS5539935A (en) | Paper tape reading device | |
JPS55102046A (en) | Logic circuit | |
JPS54130843A (en) | Semiconductor memory | |
JPS5512567A (en) | Memory protection circuit |