JPS55150254A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS55150254A JPS55150254A JP5761179A JP5761179A JPS55150254A JP S55150254 A JPS55150254 A JP S55150254A JP 5761179 A JP5761179 A JP 5761179A JP 5761179 A JP5761179 A JP 5761179A JP S55150254 A JPS55150254 A JP S55150254A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- polyimide
- coated
- opening
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Local Oxidation Of Silicon (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5761179A JPS55150254A (en) | 1979-05-12 | 1979-05-12 | Semiconductor device |
DE8080301413T DE3060913D1 (en) | 1979-05-12 | 1980-04-30 | Improvement in method of manufacturing electronic device having multilayer wiring structure |
EP80301413A EP0019391B1 (en) | 1979-05-12 | 1980-04-30 | Improvement in method of manufacturing electronic device having multilayer wiring structure |
US06/148,722 US4347306A (en) | 1979-05-12 | 1980-05-12 | Method of manufacturing electronic device having multilayer wiring structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5761179A JPS55150254A (en) | 1979-05-12 | 1979-05-12 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55150254A true JPS55150254A (en) | 1980-11-22 |
JPS6138853B2 JPS6138853B2 (enrdf_load_stackoverflow) | 1986-09-01 |
Family
ID=13060649
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5761179A Granted JPS55150254A (en) | 1979-05-12 | 1979-05-12 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55150254A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57154857A (en) * | 1981-03-20 | 1982-09-24 | Hitachi Ltd | Semiconductor integrated circuit device |
JPS5922332A (ja) * | 1982-07-28 | 1984-02-04 | Matsushita Electronics Corp | 半導体装置 |
JPS6195551A (ja) * | 1984-10-16 | 1986-05-14 | Matsushita Electric Ind Co Ltd | 集積回路の多層配線構造体 |
-
1979
- 1979-05-12 JP JP5761179A patent/JPS55150254A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57154857A (en) * | 1981-03-20 | 1982-09-24 | Hitachi Ltd | Semiconductor integrated circuit device |
JPS5922332A (ja) * | 1982-07-28 | 1984-02-04 | Matsushita Electronics Corp | 半導体装置 |
JPS6195551A (ja) * | 1984-10-16 | 1986-05-14 | Matsushita Electric Ind Co Ltd | 集積回路の多層配線構造体 |
Also Published As
Publication number | Publication date |
---|---|
JPS6138853B2 (enrdf_load_stackoverflow) | 1986-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100777994B1 (ko) | 엄격한 공차로 매입된 소자를 구비하는 인쇄 회로 기판형성 방법 | |
US4089766A (en) | Method of passivating and planarizing a metallization pattern | |
JPS55150254A (en) | Semiconductor device | |
JPS5617041A (en) | Manufacture of semiconductor device | |
JPS62247523A (ja) | 半導体装置の製造方法 | |
JPH08298369A (ja) | 銅配線上のポリイミド膜及びその形成方法 | |
JPS62221119A (ja) | 透孔形成方法 | |
JPS56130925A (en) | Manufacture of semiconductor device | |
JPS5792849A (en) | Manufacture of semiconductor device | |
JPS5568655A (en) | Manufacturing method of wiring | |
KR100206896B1 (ko) | 바이폴라 소자의 컨택형성 방법 | |
KR940004750A (ko) | 스핀 온 클래스(sog)막을 이용한 콘택 제조방법 | |
KR930014802A (ko) | 상, 하부 도전층 사이의 층간절연층 제조방법 | |
JPS56125856A (en) | Manufacture of semiconductor device | |
JPS5696845A (en) | Manufacture of semiconductor device | |
JPS6011458B2 (ja) | 半導体装置の製造方法 | |
JPS6355784B2 (enrdf_load_stackoverflow) | ||
JPS60154623A (ja) | 半導体装置の製造方法 | |
JPS5656654A (en) | Manufacture of semiconductor device | |
JPS5790961A (en) | Manufacture of semiconductor device | |
JPS5723224A (en) | Manufacture of semiconductor integrated circuit | |
JPS56130951A (en) | Manufacture of semiconductor device | |
JPS572545A (en) | Manufacture of semiconductor device | |
JPS57162448A (en) | Formation of multilayer wiring | |
JPS57106035A (en) | Manufacture of semiconductor device |