JPS55150252A - Manufacturing of composite hybrid integrated circuit - Google Patents
Manufacturing of composite hybrid integrated circuitInfo
- Publication number
- JPS55150252A JPS55150252A JP5726079A JP5726079A JPS55150252A JP S55150252 A JPS55150252 A JP S55150252A JP 5726079 A JP5726079 A JP 5726079A JP 5726079 A JP5726079 A JP 5726079A JP S55150252 A JPS55150252 A JP S55150252A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- lead wire
- integrated circuit
- hybrid integrated
- isolate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4822—Beam leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Recording Measured Values (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5726079A JPS55150252A (en) | 1979-05-10 | 1979-05-10 | Manufacturing of composite hybrid integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5726079A JPS55150252A (en) | 1979-05-10 | 1979-05-10 | Manufacturing of composite hybrid integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55150252A true JPS55150252A (en) | 1980-11-22 |
JPS6210026B2 JPS6210026B2 (ja) | 1987-03-04 |
Family
ID=13050550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5726079A Granted JPS55150252A (en) | 1979-05-10 | 1979-05-10 | Manufacturing of composite hybrid integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55150252A (ja) |
-
1979
- 1979-05-10 JP JP5726079A patent/JPS55150252A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6210026B2 (ja) | 1987-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2963256D1 (en) | Method for forming a laminated structure for highly integrated semiconductor devices with an insulating layer between two conductive layers | |
JPS6437032A (en) | Bendable lead frame assembly of integrated circuit and integrated circuit package | |
JPS55163860A (en) | Manufacture of semiconductor device | |
JPS5477081A (en) | Semiconductor device and production of the same | |
JPS6450443A (en) | Semiconductor device | |
IE822564L (en) | Fabrication a semiconductor device having a phosphosilicate glass layer | |
JPS6455716A (en) | Thin film magnetic head and its manufacture | |
JPS5797634A (en) | Hybrid integrated circuit | |
JPS55150252A (en) | Manufacturing of composite hybrid integrated circuit | |
JPS575356A (en) | Hybrid integrated circuit device | |
JPS5691406A (en) | Thin film coil | |
JPS55150253A (en) | Manufacturing of composite hybrid integrated circuit | |
JPS5595338A (en) | Integrated circuit | |
JPS5656657A (en) | Manufacture of hybrid integrated circuit | |
JPS5513904A (en) | Semiconductor device and its manufacturing method | |
JPS56130951A (en) | Manufacture of semiconductor device | |
JPS54126554A (en) | Thin film type thermal head | |
JPS5779628A (en) | Hybrid integrated circuit | |
JPS5721837A (en) | Manufacture of plural layer wiring structure on integrated circuit | |
JPS5696848A (en) | Forming method for low resistor of hybrid integrated circuit | |
JPS61290409A (ja) | 配線基板 | |
JPS57208160A (en) | Semiconductor device | |
JPH0350781A (ja) | 厚膜混成集積回路 | |
JPS5387239A (en) | Heat sensitive heads with multiple layer wiring structure and manufacture thereof | |
JPH05136198A (ja) | 半導体装置 |