JPS5779628A - Hybrid integrated circuit - Google Patents
Hybrid integrated circuitInfo
- Publication number
- JPS5779628A JPS5779628A JP55156358A JP15635880A JPS5779628A JP S5779628 A JPS5779628 A JP S5779628A JP 55156358 A JP55156358 A JP 55156358A JP 15635880 A JP15635880 A JP 15635880A JP S5779628 A JPS5779628 A JP S5779628A
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- integrated circuit
- contact
- hybrid integrated
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To prevent electric contact between a wire and a conductor, etc., of a hybrid integrated circuit by a method wherein the surface of the conductor or a resistor positioning under the bonding wire is covered with an insulating film. CONSTITUTION:The surface of the conductor 5 being in danger of coming in contact with the bonding wire 2 is covered preliminary with the insulating film 7, and formation of the insulating film thereof is performed by the screen printing method. Accordingly even when the bonding wire is made to come in contact with the conductor or the other material being unfavorable to contact, electric connection is not generated, and the high reliable hybrid integrated circuit can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55156358A JPS5779628A (en) | 1980-11-06 | 1980-11-06 | Hybrid integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55156358A JPS5779628A (en) | 1980-11-06 | 1980-11-06 | Hybrid integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5779628A true JPS5779628A (en) | 1982-05-18 |
Family
ID=15626006
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55156358A Pending JPS5779628A (en) | 1980-11-06 | 1980-11-06 | Hybrid integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5779628A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61127139A (en) * | 1984-11-24 | 1986-06-14 | Rohm Co Ltd | Semiconductor device |
JPH01295430A (en) * | 1988-05-24 | 1989-11-29 | Matsushita Electric Works Ltd | Printed wiring board |
US5229329A (en) * | 1991-02-28 | 1993-07-20 | Texas Instruments, Incorporated | Method of manufacturing insulated lead frame for integrated circuits |
-
1980
- 1980-11-06 JP JP55156358A patent/JPS5779628A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61127139A (en) * | 1984-11-24 | 1986-06-14 | Rohm Co Ltd | Semiconductor device |
JPH01295430A (en) * | 1988-05-24 | 1989-11-29 | Matsushita Electric Works Ltd | Printed wiring board |
US5229329A (en) * | 1991-02-28 | 1993-07-20 | Texas Instruments, Incorporated | Method of manufacturing insulated lead frame for integrated circuits |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52119213A (en) | Magnetic head and its production | |
DE3272655D1 (en) | Alarm glass pane and method of making the same | |
JPS5797634A (en) | Hybrid integrated circuit | |
JPS5779628A (en) | Hybrid integrated circuit | |
JPS5241648A (en) | Conductive adhesives | |
JPS551153A (en) | Semiconductor fitting device | |
JPS6484690A (en) | Printed wiring board and the production thereof | |
JPS5250587A (en) | Connector | |
JPS5623768A (en) | Semiconductor device | |
JPS526998A (en) | Electrolytic film manufacture method | |
JPS5432784A (en) | Manufacturing method of tape electric wire | |
JPS5238200A (en) | Electric apparatus | |
JPS57211244A (en) | Formation of bonding electrode | |
JPS5286782A (en) | Production of semiconductor integrated circuit | |
JPS5732655A (en) | Semiconductor integrated circuit device | |
JPS5258890A (en) | Power cable | |
JPS5376179A (en) | Forming method for oxide film | |
JPS5370330A (en) | Electrical insulating apparatus and its manufacturing method | |
JPS6482641A (en) | Manufacture of semiconductor device | |
JPS5333304A (en) | Connection between commutator and conductor | |
JPS56126944A (en) | Production of semiconductor device | |
JPS5359900A (en) | Manufacturing method of oil immersed laminated paper | |
JPS5536957A (en) | Manufacture of electrical winding utilizing corona protective tape | |
JPS5224467A (en) | Mounting method of electric element | |
JPS51126763A (en) | Electronic circuit unit manufacturing process |